CMOS MEMORY CIRCUITS

Tegze P. Haraszti



CMOS MEMORY CIRCUITS

t

Tegze P. Haraszti Microcirc Associates



Distributors for North, Central and South America: Klawer Academic Publishers 101 Philip Drive, Assenippe Park, Norwell, Massachaseus (2064 USA Telephone (281) 871-6600 En CHA 1251-6629

E-Mail ciduser@wkap.comp Distributors for all other countries:

Klawer Academic Publishers Group Distribution Centra Past Office But 322 3300 AH Donfrecht, THE NETHERLANDS

Telephone 31 78 6392 392 Pax 31 78 6546 474 E-Mill conferdent/Pwkse alb

Electronic Services «http://www.wksp.ub»

4 ---

Library of Congress Cataloging-in-Publication Due

CMGS memory curcum / by Tegos P. Hararen. p. cm.

Includes bibliographical references and index. ISBN 0-7923-7950-0 (alk. paper)

Serreconductor storage devices—Design and construction. 2 Metal code senaceoluctors, Complementary—Design and construction. 3. Electronic circuit design.
 1 Title.

TK 7895.M4 H37 2000

1.39732-6628

Copyright © 2000 by Klawer Academic Publishers

All rights reserved. No past of this publication may be reproduced, used in a reviewal system or transcribed in any form or by any sease, mechanical, photo-copyring, recording, or otherwise, without the prior within permission of the publisher, Klawer Accierate, Publisher, 101 Philip Pierre, Assumpti Park, Noweel, Meanchmutts (2011).

Printed on sold free paper

Printed in the United States of America

Contents

reface	x				
aveation	16			xvi	
hapter 1.	Introduction to CMOS Memories				
	1.1	Class	Somer and Characterisation of CMOS Memories		
			en Accest Memones		
			Fundamentals.		
		122	Dynamic Random Access Memories (DRAMs)	11	
		123			
		123	Bend EDO (BEDO) DRAMs	- 80	
		124	Synchronous DRAMs (SDRAMs)	20	
			Walk DRAMs	23	
		125	Video DRAMs	- 31	
		124	State Random Accest Memories (SRAMO)		
		127	States Randon Access Memories (SRAMs)	16	
			Pseudo SILAMs		
		129	Read Only Memories (ROMs)	- 41	
	13	13 Septential Access Memories (SAMs) 42			
		131	Principles	42	
		132	RAM Bised SAMs	44	
		13.3	Shaft-Raguster Based SAMs	45	
		134	Shuffle Memorles		

14 Content Addressable Momentus (CAMis) 141 Basics 142 All-Papellel CAMis

E.A.Y. Wood Point Six Smith Cable 144 WestPortlet-Wit-Servi CAMe 14 Parcel Management Control LST Corle-Mercey Fundamentals 152 Rose Crobe Organizations 153 DRAM-Cacle Continuous 154 Exhanced DRAM (EDRAM) 1.5.5 C-chol DRAM (CDRAM) 1 S.E. Brooker DRAM (EDRAM) 1.5.7 Victori Classed Manage COTAD 1.5.7 Versus Crauses Memory (VCM)

1.6 Memorial and Hyperchical Memory Organizations Chapter 2. Memory Cells..... 1 Basics, Cheraffications and Observant 2.1 Disease Con-Transactor-Con-Conactor Random Access Marrory Cell. 2.2.1 December Steener and Verlands 2 1 2 Wate and Read Summir 2.1.3 Design Objectives and Trade-offs 2 1.4 Involumentation leaves 2 1.4 1 Tarrelove Thickness 2143 Pararrio Capacitament ... 2 1 4.4 Effective Connector Area 2.3 Domenic Trees Transpator Eurodom Access Memory Cell 2.3 1 Description

CMOS Memory Circuity

2.3.2 Brad Arabana. 2.4 Statis 6-Transcere Franchise Assess Memory Cell 2.4.1 Story Publicary American Account Property Com. 2.12 Wate and Band Analysis 3.1.3. Decom Observing and Consume 2.14 Inchesephon

2.5 State: Pour-Transvere-Two-Resistor Random Access
Memory Cells 2.5.1. Static Monographymentom Process 2.5.2 Design and Irreferentiation 2.5.2 Design and Implementation
2.6 Real-Only Memory Cells 2.6.1 Read-Only Storage

262 Percentage and Design 2.6.2 Programming and Design.
2.7 Shift-Eurapie Cells. 2.7.1 Data Shiftiers

2.7.2 Drawnee Shift-Register Cells

2.7.3 State Mediatorate Ords

2.8 Contact Address No Manusc College 2.8.2 Carrie Irrahamentaine 7.9 Other Menogy Calls 2.9.1 Considerations for Uses 2.02 Trend Dark Board Money Colle

193

31 Serie Circuit 164 3 1.1 Data Staring 164 312 Operation Margine 166 3.1.3 Terms Determining Operators Margins 171
3.1.3.1 Supply Vallage 171 3.132 Throshoki Valture Dete 171 3134 Chris-Courlings 176 3135 Inhance 199 3 1 3.7 Pechanic Level Visconnec 187 3-2 Sease Amplifiers in General 184 321 Bend 322 Drugsing Sence Amphilian 323 Chesterge Differential Voltage Same Assetting 331 Bank Differentsi Voltage Amplefer 3311 Description and Operation..... 33.12 DC Ambril.

33.13 AC Ambas Simple Differented Voltage Some Amphifier 3.3.2.1 All-Tweeters Sent Amelific Count. 1322 AC Amilyss 3323 Transett Audoses 333 Full-Complomerary Differential Volume Sense Amplifler 3331 Active Load Application 33.3.2 Ambets and Depos Complements 3.3.4 Positive Feedback Delicemed Voltage Same Amphilip 13.4.1 Circut Operation 3342 Foolbook Analysis 335 Fell-Complementary Program Feedback Differential Voltage Sexus Amphilier 3.3 6 Enhancements to Differential Voltage Source Ameldiers 1161 Assengence 1362 December Willer Leads 1161 Fasfink Sentran 3164 Carrier Sources 33.6.5 Oppmen Voltage-Swing to Some Amplifiers 14 Cerest Seng Applica 341 Rosses for Current Spring 3.42 Feedback Types and Impolences 343 ComptMerry Some Applifier 3.4.4 Pactive FeeBook Corrent Some Armshiler

Chapter 3. Sense Amolifices....

2 4 A. Tuckyou Ecodback Correct Servic Appointing. 3.4.5 Current-Voltage Serge Amobilier 3.4.6. Compounded Preston Feedback Current Sense Arrelyfer 147 Nazative Feedback Carrent Surso Amphilian. 1.6.5 Ecodback Twentier Functions 3.49 Improvements by Feedback 3.4 to Stability and Transvost Dumping 1.1.1 Offsets in Sensu Accelificat...... 3.52 Officer Reducing Layout Designs. 1.53 Novatore Foodback for Office Decrease 154 Sample and Jenfork Offset Laudston 1.6 Nandflorustal Serie Accelfors 361 Basics _____ 16.2 Common-Source Sense Amplifiers...... 1.6.1 Common Giste Service Association Chapter 4. Memory Constituent Subcircuits..... 41 Army Wiring

411 Deboet 41.11 Single Models 4112 Smillimita 412 Wordings 4121 Modeline 4122 Signal Control. 413 Transpistore Line Models 413.1 Signal Propagation and Reflections..... 4.11.2 Sarnel Transports 41.4 Valutter Degrees of Transmission Line Models

6.2 Reference Cercula A21 Box Fractions 42.2 Volume References.... 423 Current References 42.4 Charge References. 43 Decoids 4.4 Output Bullett.... 4.5 hout Recorder 4.6 Cleck Coronts 461 Occuber Trees.

462 Clock Greenters 46.3 Clock Recovery 4.6.4 Check Delay and Transport Control 4.7 Power-Lates 4.7.1 Power Describation Donney Line Reserve Enduring

Contents Chapter 5. Reliability and Yield Improvement 364 5 | 2 Roberdoncy Effects on Refeablitry 369 171 News and Native Season 273 513 Egye Rate Salvenon 199 5.4.1 Memory Yorks 402 5.1.2 Table Engineering Manager Planning Approximately App 5.51 Factor and Street to Report and Company 5.5.3 Strateges for Fruit-Tolorance. 420 16 Full Report 42 162 Programme Conerca 423 Research Colonia Regionment 421 5.1.4 Associate Senir 434 111 Fack Modern 436 5.3.3 Code Budowers 603 573 Code Efficiency 446 5.7.4 Linear Systematic Codes 463 5.74.1 Description 453 5.7.4.2 Brezer Codes 455 57.6.6 BCH Codes 457 5.74.5 Broom Hammana Codes 457 5747 Balantoni Coles 462 1.5. Combassion of Error Council Coding and Each-Reseir A.1.1 Radiutus Franciscoments. - 470

 CMOS Memory Circuits 6.1.4 Fabrication-Induced Radiations and Newton Florence 6.15 Combined Radiation Effects 62 Rafataw Hardening 6.21 Requirements and Hardeway Methods ... 622 Self-Compensation and Volume Lemman on Sense Circuits 62.3 Permeter Tracker in Reference Counts 6.2.4 State Retention is Memory Cells. 6.2.4 Self-Administrat Logic Guies 62.6 Global Fruit-Toloropce for Radiction Handering 6.1 December Memorina in CMOS SOI (SOS). 63.1 Back Considerations... 6311 Devices 63.12 Festares 6.3.2 Floater Substrate Effects 63.2.1 Hotory Dependency, Kinky, and Possente Leakness 6.3.3 Sale, and Pack-Charpel Effects 520 6311 Sife-Connel Leaburn Kirks and Break-fours 520 633.2 Rack-Channel and Photographs 524

Preface

Suggesting are both the quantity and the versety of complementary, must be extracted by the desirable of CoSO ameroins (CoSO ameroins to tracked processing of the processing of the processing open processing long-copy and processing long-copy and processing long-copy and practice desirable processing speed, power and practice-desirable otherson, without the contenting speed, power and practice-desirable otherson, not support and practice-desirable collections, for must proceedings of the contention of the conte

The objective of this book is to provide a systematic and comprehensive stringly which said the undermanding, proceed use and programs of CNOS stringly which said the undermanding, proceed use and programs of CNOS stringly and the control of the

For enriconducer integrated creatis, during the past decides, the CMOS technology compared in the duminant influentium method, and CMOS technology compared in the duminant influentium method, and CMOS technology compared in the duminant influence influence intermediates, but these decidences, considerates for procedure of contractive and contractiv

The present work about circuits and architectures aspires to growthe locowledge to done both intends (r) illustrated, (2) apply, (3) design and (4) develop. CMOS memorset. Explicit interes in CMOS memory circuits and architectures is antidpaced by engineers, isodense, scientistis ind menagers active in the aeson of semiconducer integrated circuit, general extending large and decistrated communication extending large. Memory, characteristic present and decistrated communication extending large. Memory, characteristic present and the control present and activity of the communication of the services. See a service of the control of the c

The presentation style of the material servest the strong motivation to produce a book that is indeed read and used by a natifier broad range of schatcally interested people. To premote readability, throughout the entire book the individual sceneroes are chained by key words, e.g. a specific word, that is used in the latter part of the sentences, it reused again in the little part of the sex storage. Usability as orbanneed by developing

the manufact from the simple to the complex adaptes white each spiccialisate and spice to-the freedrogather the look lifes of the sections are contained an experimental and the section of the section and contained and the section provides physical including a section of the section of the section provides physical includes and the section of the s

This body pressure the operation, analytic and design of those CMOS manages classificated such last between the subsequent and who her uncompilated used as the new controllar used and who here interported to gain volume applications. To facilitate convenient and who here in the control of t

wiv.

entire chapter is devoted to these issues. The final chapter, as a recognition of modern requirements, annumation the effects or influenciar irrelations on CMOS memories, and describes the redistrion hardening techniques by occur and architectural approaches Since the combination of redution hardeness and high performance was the incipient stimulant to devolpe CMOS efficiency-ensidents of Since the configuration of the control of the con

The clicuits and architectures presented in this original annouges; in a separate to CMGS on programmable writter and a read-only memories. Circuits and architectures of programmable memories, e.g., PROMA. PREFAMA, EEPROMA, NYEMOM and Flash Memories are not among the authories of dist volume, broasse during the technical oroticities programmable and originate of the conductor memories, via, a multimode of programmable and other semi-conductor memories, via, a multimode of programmable and other semi-conductor memory designs can adopt many of the circuits and architectures which are undersold in the work.

As an addition to this work, a special tuitional aid for CMOS memory designs is under development. The large extent of memory specific tuitional details, which may be read only by a limited number of students, indicates the book-external presentation of this assistance.

The safter of fails book to greated at all the product offices between the control of the fails was considerable. The lamination and out of the wild could not be not been conceptibled. The lamination and out of the wild could be failed by discussive in the control of the cont



Conventions

.

Voltage [Volts] Current [Ampores] Charge [Coulombs] Resistance [Ohms] Conductance [Siem Capacitance [Faradi

Inductance [Henrys]
Time [Seconds]

2. Schematic Symbols

Circuit Block



Data Path

CMOS Memory Circuits

Address Information

Other Connections

AND Gase

AND Gate

NAND Gate

OR Gate

XAND Gate

YOR Gee

Linear Amplifier

to to

NMOS Tras

Gale Substrate or Body

Source

PMOS Transistor Device Dr

Bipolar Transistor Device

xx CMOS Memory Circuits

Diode

Tunnel Diode

Complex Impedance

xxi

6,

Voltage Signal Source

Current Signal Source

Fuse



Antifuse



Positive Power-Supply Pole



xxII CMOS Memory Circuits

Negative Power-Supply Pole or Ground



Introduction to CMOS Memories


CMOS memories re und in a much grainer quantity has all the first P past of viscolaristic transport of the CMOS and appear in a saturation privately of service organizations. This introductory chapter doubtles conclude by a evolutioners of the circuit organization which are hards, here here which implemented and have forecostable frame officers. CMOS consenses reveal what the miper constituent officient CMOS consenses reveal what the miper constituent officials and have these ricevits associate and interact to perform excellent transport of the consenses of the constituent of memory constitutions of the consenses of the consens

- 1.1 Classification and Characterization of CMOS Memories
 - 1.2 Random Access Memories
 - 1.3 Sequential Access Memories
 1.4 Content Addressable Memories
 - 1.5 Special Memories and Combinations
 - o opecan oremore and communitions
 - 1.6 Neuranked and Hierarchical Memory Organizations

1.1 CLASSIFICATION AND CHARACTERIZATION OF CMOS MEMORIES CMOS memories, in a strict sense, are all of those data storage devices

witch ere fuhreisted wich a complementary motal-oxide-emissiondocides (CMOS) technology, in sechnical practice, however, the term CMOS (SMO) technology, in sechnical practice, however, the term CMOS (Smornoy' designates a class of that storage devices which (1) use debinisted witch CMOS technology, (2) states and process that in algoid specialism. This specific measure of the term "CMOS memory" results from the historical sub-development, application and design of smornor-based state at the complete of the sub-development of the complete of the sub-development, placed and design of smornor-based out-of-the complete of the complete of the latest complete out-of-the complete out-of-the complete out-of-the complete out-of-the latest complete out-of-the complete out-of-the complete out-of-the complete out-of-the latest complete out-of-the complete

aspects but most frequently they are categorized by (1) fabrication technology of the storage medium, (2) data form, and (3) mechanism of the access to stored data (Table 1.1). From the variety of technologies which may be applied to create data storage devices, the semiconductor integrated circuit technology and within that, the CMOS technology (Table 12) has emerged as the dominant technology in fidelention of system-internal memories (mainframe, cache, baffer, scratch-pad, stc.), while magnetic and optical technologies gained aspermacy in production of auxiliary memories for mass data soceane. The dominance of CMOS memories in computing data rescussing and telecommunication systems has arisen from the capability of CMOS technologies to combine high packing density, first operation, low power consumption, environmental tolerance and easy down-scaling of feature sizes. This combination of features provided by CMOS memories has been unusated by memories fabricated with other senseconductor fabrication technologies. Applications of semiconductor memories, so far, have been cost prohibitive in the majority of commercial mass data storage devices. Nevertheless, the design of mass storage devices, which operate in space, military and industrial environments can require the use of CMOS memories. because of their good environmental tolerance.



man and a second of the second



Table 1.2. Semiconductor memory technology branches

Illustracially, system equirements in data form, performance, convicuously, stress and packing density, lives desized the use of gland agains in CMG memories. With the cultation of the CMGS of gland agains in CMG memories. With the cultation of the CMGS of the contraction of the contraction of the contraction of the CMGS of the contraction of the CMGS of the contraction of the CMGS of th

The variant imperity of CAMOS memories are designed to allow write and and an, in much bis quently, red-ord plant operation moderate and an inart and a memories of the properties of the properties of the representation of the state of the properties of the properties of the representation of the state of the state of the state of the state of the properties of the state of the state of the state of the state of the Designed as the state of t

In CMOS memory technology the classification by access mode and by storage cell operation is of importance, because these two categories or incorporate the circuits and architectures of all other solvelasses of CMOS memories. Consistently with the categories, this work first revolvides a general introduction to the CMOS random, serial and mixed-

Introduction to CMOS Marrociae

ass and content-addressable memory architectures and then it recorns the dynamic, static and fixed type of memory cells and the other compo-Basic Operation Modes: Write-Read, Read-Only, User-Programmable 2 Storage Mode: Volatile, Natwobitte Access Mode: Random Social Corners Addressolds Missel Storage Cell Operation Dynamic, Static, Fixed, Programmable, Storage Capacity: Number of Bits or Storage Cells in a Memory Chin 6 Organization: (Number of Words) X (Number of Bits in a Performance: High Speed, Low-Power, High-Reliability. Environmental Toler Commercial, Space, Radiation, Military, High-Temperature. Radiation Hardness Nonhardened Tolerant Hardened 10 Rend Effects Destruction Mandastruction 11 Architecture: Linear, Hierarchical, Logic System: Binney, Tensery, Quaternery, Other, Power Supply: Stabilized, Battery, Photocell, Other Storage Media: Semiconductor, Dielectric, Ferroelectric,

Auxiliary. Table 1.3. CMOS Memory Subclasses.

Maintizmo, Cash, Buffer, Scratch-Ped,

Synchronous, Asynchronous,

Application:

System Operations

nent circuits which are specific to CMOS memories. The discussion of component circuits constitutes the largest part of this book, and includes the analyses of operation, design and performance-improvement of each circuit type. Improvements in reliability, yield and radiation hardness of CMOS memories by circuit technological menus are provided separately, after the discussion of the component circuits.

CMOS mesony integrated circuits are characteristic, more commonly and more negoritism's, by numery-expective per lips in the sail and year-clear date more negoritism's, by numery-expective per lips in the sail and year-clear date in the clear and the sail region of the leading days of the first datedness signs of come and experience of the leading days of the first datedness signs of come and experience of the leading days of the first datedness signs of come and experience of the leading days of the leading days of the signs and compare in request designs of the signs and compare in request design and resulting of the minutery. Opensional paged versus mesenty-expectly as a certain size of the industrial development (Figure 11) in of printers inspection and final size of size of the size

For system applications, a CMOS manney is accinitely destribed by a catalogied ordine, i.e., CMOS 25Me is 25-aces (EAA), or CMOS 50 0.3 CMos 1 200MHz. Serial Memory, etc. The first term issue the techtory of the control of the maximum data rate; and the found term includes the scores mode and fort, also the steeper cell of operation node. The capability for operation cutrons environments, or, a specific performance or future, are frequently control, and the steeper cell of operation node. subclass or important property of the memory, e.g., synchronized, secondlevel cache, hierarchical, etc., which may be important to satisfy various system requirements.




Figure 1.1. A data-rate versus memory-capa discram indicating application areas.

Performance requirements may also be expressed by cycle times in subtition to access times. Commonly, cycle times are measured from the repetrature of the leading edge of a first subtress signal, or that of a chip enable signal, to the occurrence of the leading edge of a next address or next chip-catable signal, when a memory performs a single write, or a single read on one cent-lead-off-twittee occurring.

Many of the memory applications in computing systems require data transfer in pentilel-serial sets. For data-set transfers the data-transfer rate f_o (the control of the control of the control of the control of the socalled fill-francers FF first-fractivets. Hertzl. rather than access and order

times are important. The fill-frequency is the ratio of the data-brads-with and the memory-genularity MG (byte, hill, and it indicates the maximum frequency of data signals that fills or empires a memory device complexity. [3] Memory-quantularly, between disparts the minimum increment of memory-capacity [byte, bot] that operative with a single data-in and datation terminal, and the data terminals of the individual memory-granules can simultaneously be used in a memory and in a competing system.

For a 16Kbyte memory that consists of two 16Kbit RAMs performing a maximum data-rate of 2.5 Mife the granularity is 16,384 bit and the fillfrequency is 182.59 Hz. The fill-frequency of the memory should exceed that of the computing circuits to obtain economic systems which are competitively marketable.

During the evolution of computing systems, the gap between the operational frequency of the central computing unit (G_{wv}) and the datatransfer rate of CMOS memories f., has continually increased (Figure 1.2). Since, at a given state of CMOS technology, fore >> fo, high performance systems attempt to narrow the speed-gap by augmenting the bandwidth of the data communication between central computing units and CMOS memory devices, and by exploiting spatial and temporal relationships among data fractions which are stored in the memory and to be processed by the computing unit. A burgeoning variety of CMOS memory architectures have been developed for applications in high-performance seculoration have even unveloped for apparations in magazine remains systems. These performance-enhancing architectures are comprehensively described and analyzed in the literature of computing systems, e.g., [14], and memory applications, e.g., [15]. Furthermore, CMOS memories, which are designed specifically for low power consumption, have been developed to allow for packing density increase and for applications in battery- and photocoll-powered portable systems. Low-power systems and circuits use some special techniques which are widely published, e.g., [16], and the publications include the applications of the special tols, and the parameters are interested by approximate the contribution to low-power CMOS memory designs also, e.g., [17]. In this book, design approaches to both high-performance and low-power memories are integrated to the discussions of specific memory circuits and architectures rather than treated as separate design issues.




Figure 1.2. Widening performance gap between central processing units and CMOS momory devices

in subject matter, this work focuses on write-read and mark-

regrammed read-only CMOS memories which either have established significant application areas or have forescenable good potentials for future applications. The material presented here, recentrheless, can well be applied to the understanding, analysis, development and design of any CMOS memory.

1.2 RANDOM ACCESS MEMORIES

1.2.1 Fundamentals

In random access memories the memory cells are identified by addressed, and the access to any memory cell under usy address requires addressed, and the access to any memory cell under usy address requires approximately the same period of time. A basic CMOS random access memory (RAA) consists of a (1) memory diff army, or mixing cereating circuit, (2) sensing and writing circuit, (3) row, or word address decoder, and an (5) operation control circuit (Figure 1.3).



Figure 1.3. Basic RAM architecture.

Generally, the operation of a write-read RAM may be divided into three major time segments: (1) access, (2) read/write, and (3) input/output. The access regiment status with the appearance of an address code on the inputs of the decoders. The N-in/2*-out row decoder selects a single wordline out of the 2* wordlines of the memory-cell array. In an array of 2* x.2* memory cells, this wordline readers the data input/output terminals of 2* cells to 2* bittines, and an X-in/2*-out column decoder selects 3. number of beliefs. Si is the the number of the stress and write emplificity, and S may be between one and 2° in the screen of modernite operations against, the scause and write emplified road, eventure as their the data segment, the scause of asteroid data of the contract of the scause of the street of the scause of the sc

Most frequently, CMOS RAMA see categorized by the operation of the congrue cells into for energinesce; (1) dynamic RAMA (DRAMA), (2) attic RAMA (DRAMA), (3) fixed program or make-regarment enables, RAMA (DRAMA), (3) fixed program or make-regarment enables, RAMA (DRAMA), (3) fixed program or make-regarment enables, RAMA (DRAMA), and RAMA (DRAMA) and RAMA (DRAMA) and RAMA (DRAMA) and RAMA (CMOS PROMA merchinetures are obtained by the regarded and distinct material exclusive times, as unable exclusive times, and such architectures are considerable enables of the removal of the regarded as a distinct and exclusive class of memories, and their architectures are consequently as a support of the companion of the removal of the regarded and the removal of the removal o

1.2.2 Dynamic Random Access Memories (DRAMs)

Write-read random access memories, which have to refresh data in their memory cells in certain time periods, are called dynamic random access memories or DRAMs. CMOS DRAMs along with miscroprocessors revolved to be the most significant products in the history of solid-state circuit technology. Among all the varous solid-state circuits, ChMOS

evoved to see the most significant products in the minory or some-same circuit technology. Among all the various sold-state circuits, CMOS DRAMs are manufactured and traded in the largest volumes.

The attractiveness of DRAM devices is attributed to their low costs per

bit, which stems from the simplicity and minimum area requirement of their fundamental elements, the dynamic memory cells. In a DRAM cells a binary datum is represented by a certain amount of electric charge stored

in a suparior. Because the charge inverbibly feat new through parasitic conditionates, that that may fortedibly be retained, on with other work of the freedom "Infriedded" or "instead", in each and all memory cells. Retrieb is provided by seem and wise amplificam assistant with accident admittable thirtie. Commonly, the number of infriedded and an admittable thirties of the commonly, the number of the final ball and the commonly and the parasite of the commonly and the common of the commonly and the common of a sold retained and all these which commonly and the commonly and the commonly and the commonly and the commonly are sold to the commonly and the commonly are commonly as a commonly and the commonly and th

centralizat, a referet counter, buffers for pow and column addresses and for data input and central most clock agentaries, in addition the construccionate of the basic RAM. The refered controller and counter circuits created for the basic RAM. The refered controller and counter circuits created and controller and controller and counter circuits controller and excess sequentially and perviolets turning for the referend or each row of memory cells. The DRAM-internal refered counter disreptifies the DRAM and the counter of the counter of the counter of the counter of the memory cells. The DRAM-internal refered counter disreptifies the DRAM internal counterpart of the counter of the counter of the counter of the product of the counterpart of the counterpart of the product of the DRAM.

of the bank RAM (Section 1.2.1), limitally, the DRAM is netword by educymolotic gain CE cell and frow our doubter midden studies in the land of the control of the cell and the row out doubter midden studies in the land RAS and CAS generate council against Some of the cell and t





Figure 1.4. Typical write-read DRAM architecture

and there do that histe are passed to the coupter buffer and to the date output. Of the time whem the data are wide, if, e.g., bey can be used to further processing, in consulted by the coupt that the region of the coupter for the coupter of the operations, and a DRAM may apply over a hundred duly-internal clack, operation, and a DRAM may apply over a hundred duly-internal clack, which is the coupter of the coupter of the coupter particular which are distributed for various locations of the memory clap, in this scane, almost all DRAMs are internally symphosoms delays. Huntrally, DRAM and DRAMs are internally symphosoms delays. Huntrally, DRAMs

significantly abover and less reliable operations than DRAMs of Internally syndromed seeking have done. Asyndromous interfaces may be applied between synchromously operating blocks in a languarize DRAM dip to recover from the effects of solecks in a languarize DRAM dip to nevertheless, the term "synchromous DRAM" reflects that the DRAM is obtained for egiptication in synchromous system, and the DRAM of engine as system master clock and eventually other control signals which are worknown and the master clock.

Similarly to other memory devices, a DRAM is characterized by features, shother manuscraping, direct entere CD and alternation articles and expertises conditions. AC electrical characterization and operation conditions. AC electrical characterization and operation conditions. AC electrical characterization and operation conditions are considered as the conditions and their interest conditions are considered as the conditions and their interest conditions are considered as the conditions and conditions are considered as the conditions are considered as the condition of the conditions and conditions are considered as the conditions are considered as the condition of the conditions are considered as the conditions are c

The access and cycle times of a monory in determined by the longest disting of the address and that sugards shope for excluding and, in DMAM-3, grantly unspfilled critical pubs includes the (1) new address Archite, (2) new address decoder, (3) news. (2) news. (2) news. amplifile medi-(of using the fifth or (4) precluding critical (Figure 1.6). The copy to before (6) to supple thefir or (6) precluding critical (Figure 1.6). The copy to before opposite of the cycle times. Nother access one cycle times are influenced by the data is again to suffer declay, because the data buffer opportion may be intend simulationary with the columns address occord or even sooner, e.g., as in an "arrly write" opportion mode. Furthermore, e.g., as in an "arrly virte" opportion made. Furthermore and addressing and datatical and the columns addressing and data-



ming signals and parameters

Some comm

18




Figure 1.6. Simplified critical paths in a DRAM and cycle times may be reduced by givin

Access and cycle times may be reduced by giving up some randomness in the data access, e.g., by exploiting that the bits within a selected row or column are sooner available than bits randomly from the whole array. That type of randomness limitation is utilized in page mode (PM) and static column mode (SCM) operations. For the accommodation of the page and static column operation modes all DRAM array designs (Figure 1.7) are unherently amenable. In page mode, after the precharge and row activation, 2" data bits are available in the 2" sense amplifiers. Any number of these 2" data bits can be transferred to the output, or rewritten, in 'the pace of the rapidly clocking CAS signal when an extended RAS signal keeps the wordline active for taxes time (Figure 1.8). The data rate of the CAS signal clocks for =1/to is fast because to " to +to +2t. Here, to is the width of the CAS noise, to in the exclusive time to precharge the biffine capacitance, and t, is an arbitrary signal transition time. Throughout the duration of taxes column addresses may change randomly, but the row address remains the same. A row address introduces a latency time $t_{i,p} = t_{0,ac} + t_{av} + 2t_v$, where t_{av} is the RAS




Figure 1.7. Accommodation of page and statis-column operation modes in a DRAM army.

precharge time that appears after a sease operation is completed and before the new address buffer is activated.

Furthermore, before the column address reaches the memory cell array

referenties, each care considerate indeed to member of the process of the consideration of th




Figure 1.8. An example of page-mode timing

signal is unpulsated, one t₁ transient time can be eliminated at each column access, but the tack of defined CAS clocks for data transfers and



Address (A, -A,) New Cut Cut. Cut.

the rather high implementation costs make the application of static column mode less attractive than that of the page mode.

Apart from fast page and static column mode implementations, a large

wavely of architectural approaches on hierarce DRAM that set the y be accumumolating quarter modes with hild arc eliminate more of the internal DRAM operations for the time of a set of accesses. By life the internal DRAM operations for the time of a set of accesses. By life Mode (medicously) with a proper section of the property of the operation of the operation may be implemented. In a tabble mode send, the subble selector choices M his meta the content of the access mellifiers, select his retorder to the content of the access mellifiers, and the content of the operation of the content of the access mellifiers, and the state of the content of the access mellifiers, and the content for except harder. In a virtie operation, the input harder aspectingly located to input migration to the content of the content of the con-less addressed simultaneously and used for first date in the virties of the migration of the content of the content of the content and maked mode. No extra liquid content of the content migration of the content of the co

signal ringing or bounces in the ground and supply lines, which limit the implementability and performance of wide I/O architectures.

Generally, DisAM performance in computing systems can be improved to though an immense descreases of both architectural and centrum technituring a stress of the contract of the contract techniques of the contract techniques and the contract techniques are with the argumentation domand for higher performance (bestion for the contract techniques and contract technique

1.2.3 Pipelining in Extended Data Output (EDO) and Buret EDO (BEDO) DRAMs Pipelined architecture and operation in DRAMs are usually

implemented to increase the data transfer rate for column occesses, although pipelining could increase the data rate at fire row accesses as well. Column accesses as even the control of the column occesses as even cycle times. An access on a cycle times are usually whether than row accessed on the control of the column defense changes within the single accessed row, can greatly enhance the data rate of multiconal DRAMs.

The effect of pipelining on the data transfer rate can be made justified as a grattly simplified dust of measures critical paths $\Omega(p_{\rm pip} = 1.10)$, expect 1.10, expect 1.10, the pipelining to the access of a sincarco, cell is A(N), the time from the end of A(N) to the access piled data ascening is S(N), the delay from the end of S(N) to the valid data couples is S(N), and the total problem given by the S(N) to the valid S(N) to the complex S(N) to the com

Introduction to CMOS Memories

output delay O(N) rather than the precharge or initiation phase P(N). Namely, in many designs P(N) = P(N+1) is longer than O(N) = O(N+1), where it is an integer, and the time difference between P(N) and O(N) allows for shortening the data reposition time $t_{\rm cap}$.

(N=1)					
A(N)	S(N)	Т	P(N)		
		O(N)	A(N+1)	S(N+1)	P(N+1)
				C	N+1) A(N+2)
	1 co	- 1		to	

Figure 1.10. Covert pipelining in a fast page mode implementation.

Roducino ia $k_{\rm c}$ on easily to achieved by using attraction-flattonic (EUC) architecture. In 20 DMA architecture crosses as stain [Fighter [FF] directly to the common compact of a row of some amplifier (Figure 111)) Same F provides dead not the deticate in N for the inter-figure 111, 19 and F provides dead not the attent in N for the inter-figure 112, 19 and 19 and 19 and 19 architecture 112, 19 and 19 and 19 architecture 112, 19 and 19 architecture 112, 19 arch




Figure 1.11. Flip-flop pleased into the data path to facilitate EDO operation mode.

(N-1)	F	F(N)		FF(N+	1)
A(N)	S(N)		P(N)		
		000	A(N+1)	S(N+1)	P(N+1)

Figure 1.12. Pipelined timing in an EDO DRAM

As a further improvement, the data transfer from the sense amplifier to a digital storage stage FF may start as early as the output signal reaches the level which can change the state of the storage stage. Moreover, the correct level of precharge or initiation can much sooner be provided on the sense amplifier podes than on the bitlines, because the bitline ore much smaller than the sense amplifier node-capacitances. Separating tline precharge from the sense-input precharge, the bitline precharge can be taken out from the critical noth and hidden. Thus, in the critical path a reduced reecharge or initiation time PR(N) and a shorter sense time SS(N)




Figure 1.13. A pipelined BEDO is

Pipelined burst EDO (BEDO) DRAMs take advantage of quick sense SS(N) and procharge PR(N) operation by replacing FF by a two-stage

regions R_1 and R_2 to the the record R_2 is glaced does to the data corpus divers $G_{\rm SPR}=1.03$ in Experiment BEDD desing $g_{\rm SPR}=1.03$ in Records and the state of the same amplitude PRDO, and transfers data to R_2 . While the data of above N_2 is R_2 and R_3 in the state of R_3 in the same amplitude R_3 in R_3 and R_3 in the same amplitude R_3 in R_3 in

time than that in EDO or fast-page mode DRAM.

R2()	i-1)		R2(N)	T	R2(N+1)	1
R1(N-1)		R1(N)	Г	R1(N	I+1)	1
A(N)	SS(N) PR	(N)			
		A(N+	1)	SS(N+	1) PR(N+1)	
					A(N+2)	13
t.			t,		_ t,	

Figure 1.14. Simplified timing structure of a pipelined BEDO operation.

Neither the EDO por the BEDO with pipelining can operate with such data output and input signals which have no gaps between the periods of their validity. Gops among the valid output signals appear, because only the data of one row can be sensed at a time by one set of sense amplifiers and during the procharge time of the sense amplifiers data can not be sersed, and because within a particular memory the delays for addressing, sensing, and procharging are usually uncount.

1.2.4 Synchronous DRAMs (SDRAMs)

In RAMs papelining can reduce the data repetition time to the time period of the required minimum for output signal validity, and can allow for a gapless input and output signal sequence (Figure 1.15). Gapless input and output signal sequences can be provided in DRAMs which are designed with synchronous data and address interfaces to the system and which are controlled by one or more DRAM-external clock signals.




Figure 1.15. Possible data-repetition time reduction in pipulmed synchronized DRAMs. called synchronous-interface DRAM, or synchronous DRAM or

In an SDRAM, an external clock synchronizes the DRAM operation is the system operation, and, therefore, such a clock controlled DRAM

SDRAM Bessure of the synchronized operation a full period of the matter clock case in out on smill offine, e.g., 4-11-1-1 SDRAM the matter clock case in out on smill offine, e.g., 4-11-1-1 SDRAM clock of the control of RAS lateray time and after that it generates a series of four valid data compare signature to enclock period (Figure 1.16). Here, the occess and RAS lateray times take four clock periods, the clock clock clock of the control of the contr




Figure 1.16. Timing in a hypothetical SDRAM design.

A wrap instruction allow to access a string of bits located in a single row recordless of the column address of the instally accessed memory cell

Symbronous memories may have either single data rate (SDR) or double data rate (DDR) type of interface signals. In a single clock period, as SDR interface users a single valid input or couput datum, while a DDR interface accommodates two valid data which are synchronized with the rating and falling edges of the clock signal.

Symbonization by external clock signals can be designed into any amount, also in BrAAM which have indeed or multibable advantage can be designed into any can be a few formations of the contraction of the

Although all dual-bank SDRAMs can exploit pipelitung in some forms, the nomenclature distinguishes so-called prefetched (Figure 1.17a) and nipelined (Figure 1.17b) dual-bank SDRAM data-interface structures. The prefetch technique brings a data word alternatively from each bank to a multiple-woord input-cutrest projeter during each clock evels. A word. here, is the number of columns in an array or of the sense amplifiers which serve one bank. A prefetched deal-bank structure allows to run the data irrus and outputs of the memory faster than the operational speed of the individual banks, but disallows back-to-back column CAS addressing during a word-wide data burst. In the pipelined structure, two separate address registers provide addressing alternatively to the two banks, no added register for data input and output is needed, and back-to-back column CAS addressing is permitted. Nevertheless, the clock-frequency of the data imputs and outputs is the same as that in the banks. Whether a dual bank memory can achieve minimum output valid time in gapless operation, it depends on the combination of its internal delays Thus the addressing delays may limit the performance of those dual-bank DRAMs which are designed with one set of address input. Internal time

multiplexing of the input address to each row and column access and a combination of prefetch and pipelined architectures may be used to further improve cycle times in numerous designs.




Figure 1.17. Prefetched (a) and pipelined (b) dual-bank DRAM architectures

Cycle times can be maintained to minimum output valid times in architectures which have more than two banks (Figure 1.18). Mulfithink DRAM (MDRAM or MSDRAM) architectures may neinduc data firstfirst-out (FIFO) registers (Stotion 1.3.5), data formatter, address FIFO register, timing register and a phase locked loop, in addition to the DRAM banks. The data and the address FIFO registers serve as interface buffers between the memory and the memory-external circuits which may occured.




Figure 1.18. A multi-bank SDRAM architecture-(Derived from a product of MoSys Incorporated.)

with different clock-frequencies. With the frequency of the system clock is dut formatter regulates hard lengths, bourt location, clother minsting and their timings. The timings register may accommodate clock contile CRE. matter clock Mr., mark date output Doyl, fluention I is well as the usual RASA, CAS, W and CE signals or other control signals to enhance system explicit and the standard of the control signals to enhance system explicit and the standard of the system clock is corrected and the memory operation is synchronized by a phase-locked-loop circuit (Section 46.3).

In synchronic automotic pipelining may be designed by applying the straight citizen of the signal were technique [17]. The straight citizen is the signal were technique [17]. The straight citizen is the signaling of singular designed designed between between the red and the beginning of singular straight of the signal straight of the singular s

Generally, implementations of pipelined multihank SDRAM exhibitors provide very standards means to greatly increase the input output data rates of traditional DRAMs, without improvements in DRAMs circum and processing sechnologies, Multihanks SDRAM unchaectures, nevertheless, can not multiply the data rate and the bandwidth of traditional DRAM reportionally with the number of pipelined memory banks. The timing of DRAM and SDRAM operations Private 1161 many circums are supported to the support of the pipelined memory banks. The timing of DRAM and SDRAM operations of the pipelined memory banks. The timing of DRAM and SDRAM operations.

which may last some, e.g., four, clock-period long, A. Ilow frequency operations, the RSA listency is only a small percentage of the write and read time. So bett at high frequencies the RAS latency may overall time be longer than the write and read time. To deversus the influence of the RAS latency in the write-lead data rates, an increasing number of break's are conjusted. As a continuated of basis, between, the increasing number complexity of the circuits, degrade the speech, power and pushing density parameters to suncecephile values.

125 Wide DRAMs

La compared to the communication between a memory, and other desiration on efficiently be submoded by the interest of the number of simultaneously operating writes and read that inpure and data copract in the receivery office. A relative to some insensor that has a subspititive of simultaneously operating writes and read that inpure and data copract in the receivery office. A relative to the State of the

in all Z surps are accessed. When the same columns in Z surps; are selected, the data of each individual one of Z columns are moved simulateneously from Z sense amplifiers to Z=N output terminals. In a part data Dav instanceously from Z=N toput may be maked. If the mask changes the data posterns during may be maked. If the mask changes the data posterns during the posterns of the posterns of the posterns of the data posterns




Figure 1.19. Data and address paths in a wide DRAM.

In systems, very high bandwidth and data rate can be obtained by applications of wide DRAMs. Nonetheless, wide DRAMs dissipate great amounts of power due to the high number of simultaneously activated data output baffers and sense amplifiers. Furthermore, the simultaneously operating output buffers and sense amplifiers cause large current surges, which may degrade the reliability of wide DRAMs mainly by hot-carrier missions in the constituent transitions. Both the power dissipation and reliability of wide DRAMs can substantially be improved by using special circuit techniques and coding in the design of the output buffers (Section 4.9).

1.2.6 Video DRAMs

A video random soccess memory (VRAM) is a high-speed widebandwideb DRAM, that it designed specifically for applications in graphics systems. In graphics systems a display memory stores the data representing pixels to be displayed, a buffer memory provider thining incredice and parallel-ortial data conversion between the display memory and a monitor, and a video monitor shows the pattern or picture assembled from the pixel data (Figure 120).




Figure 1.20. Simplified graphics system.

High data rates and wide bandwidths of VRAMs are solviered by continuing the diaphy and buffer memories in a single chip, by constructing the diaphy memory of a multipolicy of simultaneously acceptable may make of trove, port or triple-port DRAM cells, and by implementing the buffer memory in SRAMs. A VRAM architecture is effect dail-port with one medion-access and one send-access port, or pill-port with one medion-access and not send-access port. A dualcol. VRAM comments can be accessed to the send-access port. A dualcol. VRAM comments can be accessed to the send-access port. A dualcol. VRAM comments can be accessed to the send-access port. A dual-

sequential data flow to one direction at a time. Data can move in both directions in and out of a triple-port VRAM simultaneously, because it has two boffer memories and one display memory. In easence, the buffer memory is a sorial access memory SAM, that can move the columns or rows of this test-po-test perspectively, and in that SAM either a column, or a row, or both can be written and read parallel.

In a tipic-per VAAA (TIPEAA) embesses (Figure 1.21) the data market between the DAM and hold SAAA in seve yeal. Aboute the market between the DAM and hold SAAA in year yeal. Aboute the Each (X. Y. Yeb) manney call may be Y sender of some amplifiers, all the Carlot of the period of the Carlot of the Carlot of the Carlot of Each (X. Y. Yeb) manney call may be Y sender of some amplifiers, all the CARLOT of the and because the size of each SAA(Y Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. Y. ZYZ Sike is much matter than that of the TRAMA (X. Y. Y. ZYZ Sike is much matter than the Carlot of the



those for other DRAMs with the exception of the memory cells, which are, in the devicted architecture, triple-nort dynamic memory cells

Dual-port VRAMs, of course, apply dual-port memory cells, and their architecture is similar to but of niple-port VRAMs, but dual-port VRAMs have only one SAM array, one address counter and one aerial data port. Both the dual- and triple-port VRAMs allow for substantial interess in system performance without placing stringent requirements on DRAM scoss and evole times.

1.2.7 Static Random Access Memories (SRAMs)

Random access mentocies which retain their data content as long as electric power is supplied to the memory device, and do not need any rewrite or refresh operation, are called assist random scores immercies or SRAMs. CMOS SRAMs feature very fast write and read operations, can be designed to have extensely low standey power consumption and to operate in radiation handened and other severe cavironments.

The excellent speed and power performances, and the great confirmation and interest of CAMO S RAMA are obtained by comproments in comp as the high come price of CAMO S RAMA are obtained by comproments in comp as the high come price of CAMO S RAMA control includes four translations, or two translations with two categories and control of the comproments as positive feedback servisit for data field, and one or two compromising workers provides a saidle data storage, and facilitates high speed write and read operations. The data readous is model-more than a larged store interests provides a saidle and service, and is stiff-cent to the compromising the compromision of the compromis

SRAM architectures and operations are very similar to that of the generic RAM (Section 12.1), but an SRAM architecture comprises also row and column address registers, data inqui-outquist cortered and better cueuits, and a power down control circuit, in addition to the contributed parts of the general RAM (Figure 122). The operation of the SRAM states with the detection of an address change in the address register. An address change activates the SRAM (figure 1), the internal timing circuit generates the control clocks, and the decoders select a single memory cell. At write, the memory cell receives a new datum from the data argut buffers, at read, the sense maphifier detects and amplifies the cell signal and transfers the datum to the output buffer. Data input/output and write/read are controlled




Figure 1.22. An SRAM architecture.

by output enable OE and write make WE signuls. A chip enable signal CE allows for convenient applications in clocked systems, and system power consumption may be saved by the use of the power down signal PD. The power down circuit controls the transition between the active and saundly modes. In active mode, the entire SRAM is powered by the full supply voltage; in standby mode, only the memory cells get a reduced

supply voltage. In some designs, the memory-internal timing circuit remains powered and operational also during power down.

In SRAM operations, the road and write cycle times \mathbf{i}_{c} and $\mathbf{i}_{c,p}$ are precified either as the line between two modesters changes or as the churstion of the valid chip enable signal CC, the address access time $\mathbf{i}_{c,p}$ is the period between the locality edge of the address change signal and the appearance of a valid output signal Q, the chip enable access time $\mathbf{i}_{c,p}$ is the time between the leading dege of the CE signal and the appearance (Q, $\mathbf{i}_{c,p}$ is the time between the simple edge of the CE signal and the appearance (Q, $\mathbf{i}_{c,p}$ is the princip time CE to the write signal or the desiration of CE ($\mathbf{i}_{c,p}$ call.). In certain




Figure 1.23. Cycle and access times in an SRAM.

SRAM designs, the output crabbe signal (OE) may also be used as referment for determining various cycle and access times. The critical path determining cycle times comprises the delays through the (1) row address buffer, (2) row address decoder, (3) wordline, (4) bittline, (5) sense amplifier and (6) output buffer circuits; (Figure 11.4). Predesign and initiation times for sensing as well as cohumn address buffer and decoder delays can wall be hidden in the critical timine of an SRAM.

For internal timing, SRAMs apply a high number of clock impulses generated from an address change or chip enable signal in asynchronous systems, or and from the systems' mister clock in synchronous systems. Synchronous and asynchronous operation, here also, relates to memorysystem interface modes rather than to chip-internal operation modes.

The cycle times of SRAM operations can significantly be decreased by jointed designs, similarly to the pipelining in DRAM, Certions 1.2.3 and 1.2.9. Synchronized SRAMs or SSRAMs, designed with multiple bank architectures, can zero very fast competting and data processing circuits. Some SRAM circuit designs ablow to implement pipelining without using registers to separate the intervals of the individual delays in the so-stalled wave pipelining schema (Section 1.2.4).




Figure 1.24. Critical timing path in an SRAM.

1.2.8 Pseudo SRAMs

Pendo-SAMA are actually DAAAs which provide cityle-security retricks for their stord and and in effect appears as RAAAs for the securities of their stord and and in effect appears as RAAAs for the securities of the CE signal, the rows have a restrict a contract or their particular and the CE signal, the rows have to be contracted to the contract of the CE signal, the rows have to be contracted to the contract of the CE signal, the rows have to be contracted to the contract of the contracted to the contracted to




Figure 1.25. Refresh controller and timer in a pseudo-SRAM architectu

The architecture of a preach-SRAM is the same as that of a DRAM in for instrumel refers were begive to the operation, control in amountain-ordered controller and a self-refrosh timer are added to the bestic DRAM ordingization (Figure 12.2). Product SRAM or bearcastrictures and applications are also similar to those for SRAMs. Pseudo-SRAMs operate some stower than their SRAM counterpract due to the hidden refresh cycles, but thair smaller momenty cell size makes possible to produce them at low costs

1.2.9 Read Only Memories (ROMs)

Random access memories, in which the data is written only one time by patterning a mask during the semaconductor processing and cannot be rewritten not programmed after labrication, are the read only memories or ROMs. CMOS ROMs exceeding the read of the processing of the thread operation, low power dissipation and outstanding capability to operate un radiation hardward and other extreme environments at low manufacturing course.

The conduction of high performance and pooling density with low care is artificated to the use of the one-entantistic PMOS or PMOS ROM colds. The sole transitor is that ROM cell on be programmed to provide the high or low deminesters conductment at a certain galactonizer volcing programmed to provide a programmed to the programming can be performed by one of the last masks in the processing septones, which creatly in short term sevenual stines in ROM manufacturing, ROM cells may be urmaged in NOR or NAND configurations of completing on the profit called a signal specifies.

Both the architectural design (Figure 1.26) and the operation of ROMs are buscully the same as those of the SRAMs (Section 1.27) with the coorpine that ROMs have no write-related circuits, signals and controllers. The critical signal path in a ROM includes the delays of the (1) now address being; (2) now address decoder, (3) woulding, (4) believe, (5) sense amplifier, and (6) output bedier Sense amplifiers may be very simple and that opening because the hard-wired data storance rowsdess

large differences in signal levels. Pipelining of addressing and data signals are commonly used in ROM designs, which along with synchronous operation can greatly improve output data rates.



Figure 1.26, ROM architecture.

1.3 SEQUENTIAL ACCESS MEMORIES (SAMS)

1.3.1 Principles

In a sequential or serial access memory (SAM) the memory cells are accessed each after the other in a certain elevenological coder. The locations of the memory cells are identified by addresses, and their access time depends strongly on the address of the accessed immory cell. In a generic SAM (Figure 127), an address pointer circuit selects the requested address and certains the failing of the data in an outputs, a security cell array contains the spotially dispersed data bits.



Figure 1.27. Generic SAM structure.

A SAM stray is concluded after of studie or dynamic restorium nextes nextery colls, as studie or dynamic shell required seed Theoretically delegated to the studies of the studies of the studies of the studies of delegate in characteristic of superstain nextension for instruction control state of requesty 5, and the bandwidth 30% indicates the spectroagrad next sunshippously then the written and next cours and specify times to Namely, SAM access and epide times are listension of the number of specific studies of the dealthously memory, of the study reconstitution specific studies are supposed. By design payments ChOSO SAM may be competed as these many design of the studies of the studies to compete the time studies of the studies of the studies to compete the time studies of the studies of the studies to compete the time studies of the studies of the studies to compete the time studies of the studies to the competent of time studies of the studies to the studies of the studies of the studies to the studies of the studies of the studies to the studies of the studies of the studies to the studies of the studies to the studies of the studies to the studies to the studies of the studies to the

the categorized in three major gasage. (1) RANS-entirely, (2) statistics, (2005) back and (3) pathille memories.

SAM circuits based on CNOS RAM designs provide lower frequency and nest than their RS based constrained as becomes the length of each taggitistiquit period in determined by the access times of the RAMs for circumvent the access time limitations RAMs in SAMs may feature fast page, fast nibble, fast static column, extended data out or bust curried data out modes, or they are syndromeous, excitanted, excited or

Rambus DRAM or SRAM designs RAM based SAMs, by all mount, have the fundamental advantages against Sk-based sprenother, but RAM-cell sizes are much smaller than the corresponding SR-cell sizes, and that the power designation of a RAM is a small firentiation of the power consumption of a corresponding SR memory. The small cell size and power consumption allow for designs of high-pocking density large-bit-rappively SAMs which can operate with rather high speech (very high data rates, corporating) law power dissipation and high pocking density can be compliantly low lower dissipation and high pocking density can

1.3.2 RAM-Based SAMs

A RAM-based SAM consists of a complete DRAM or an SRAM (Sections 1.2.2 and 1.2.7), an address counter, an address register and an address comparator (Figure 1.28). The address counter generates the add-




Figure 1.28. A RAM based SAM configuration

seeze from 0 to N in an N-capseity SAM, and caubles write or read, when the content of the address register and the counter are the same. The address comparator and the clock and controller unit provide the fairing signals, and the combination of the counter, comparator and register circuits but the role of an address posterior curve.


1.3.3 Shift-Register Based SAMs

tiligi-popul ospectral data recent can be provided by shift register [Mills hand SAMA a single M stage, however, content at itsert two shifts and stage and

A typical Schaudt SAM (Figure 1279) includes a word-re-broke-wise broth shift-regimer ray, a clock generator, an offenter control are midrate control are midrate control are midrate control are midrated on the same of the STD input. A Wit Rigard control being the resident probability of the probability of the same of the STD input. A Wit Rigard controls the or read, and in R input dischaudt over the same of the STD input. A Wit Rigard controls the same of the STD input. A Wit Rigard controls were the same of the STD input. A with a same three same in the same in the STD input. A with a same interesting to the same and the STD A Med control of an observation of the STD input. A same interesting the three straightenest and amendment of the STD input. A same interesting to the straightenest and amendment of the STD input. A same interesting to the straightenest and amendment of the STD input. A same interesting to the straightenest and amendment of the STD input. A same interesting the same interesting

Inmory Circuits

neighbored columns contain a single one of each data word after the data



V.

transitions are accomplished. Thus, only 19/2 number M-bit words can be stored and shifted in an N-column by M-bit SR-board SAM. The data shift in an SR-board SAM. The make plausible in a 4 x 4 bit array, i.e., in an 3 x 4 cell array, i.e., in an 3 x 4 cell array (Table 1-6), in which the initial data content of the storage cell cells is represented by members, and the storage cell locations correspond to positions in the matrix. The location of a word is pointed by ma address concerns which can be controlled for works or such and suddess recreation by

introduction to CMOS Memories

and serve as references to various clock signals required for the operation of the memory frequencies. The chin-enable CE signal keeps the memory active, clocking may be stopped and started any time by an S/G signal, or the stop and start can be determined by the content of the address counter in most SR-based SAM designs.

11	ñ	12	12	13	13	14	R
21	$\overline{21}$	22	22	23	B	24	24
31	31	32	52	33	33	14 24 34 44	34
41	41	42	42	43	43	44	44

31 41	31 41	32 42	52 42	33 43	33 43	34 44	34 44		
								Phase 1	
14	П	11	12	12	13 23	13	14		
24	21	21	22	22	23	23	24		

**	**	42	***	4,5	45			1	
								Phase I	
14	Π	11	12	12	13 23 33 43	13	14		
24	21	21	22	22	23	23	$\overline{24}$		
34	33	31	32	32	33	33	34		
44	41	41	45	42	43	43	44	1	

24	21	21	22	22	23	23	24	
34	33	31	32	32	33	33	34	
44	41	41	42	42	33 43	43	44	
								Phase 2
14	14	11	П	12	12	13	13	

14	14	11	П	12	12	13	13
24	24	21	2ī	22	22	23	23
24	34	31	31	32	12 22 52	33	33

36 41 41 42 42 43 43

Table 1.4. Barrol-shifting in a 4 x 4 bit (8 x 4 memory cell) array.

The SR operation allows for gapless streams of input and output data which appears synchronized with the applied master clock without a

latency time. Between the appearance of the clock and a read signals the delay is very sensil, while the write data may be required to somewhat procede the clock at high frequency operation.

The maximum clock frequency, at which an SR-based SAM con-

The maximum clock frequency, at which an SSA-based SAM crum, depend and the delayed of the SSC-cit, the SR many and the class countries, depend and the delayed of the SSC-cit, the SR many and the class arighborhood colonium, to small tensing signal is required, and the whole memory can be designed of digital long legal and reported estimates of digital long legal pairs provide considerable larger noise and operation manging of digital long legal pairs approvide considerable larger noise and operation manging the considerable larger noise and operation in the companion of the state environmental obstances and the higher relation in bardons than CMOS-BAMA and SRAM-based circuits.

10-50 times higher data tates, but they need 2-6 times more efficient are and operate at 10-10 times higher power dissipations than RAA/-based SAMe dos, if the same technology and same the inequeity are surrounded to the MAA/h and SAMe dos, if the same technology and same the inequeity are estimated SAM in limited primarily by the excessive power dissipation of the based SAMe in the same of the same technology and the same technology are the same technology and the same technology to exceed a polymorology to exceed

1.3.4 Shuffle Memories

Shuffle removine [18] combine the subvantages of both RAAL and SR, bened designs reading very high opensional forgoursey, pricing density and reddition hardness, and extremely low opensing power consumption. The opension principle of shuffle memories rotate on a data transfer algorithm in an array, which allows the opplication of RAM-cells without the read for bilitaries and strong neglection in contants to RAAC-best SAM the read for bilitaries and strong neglection in contants to RAAC-best SAM and the read to the read of the re column is transferred into the next column, and both the input and output registers step only one bit to allow the input and output of one bit datum. A basic shuffle memory army (Figure 1.30) comprises input and output registers, shuffle signal generator and a memory-cell army.

A boats shallful mismody after furgues 1.50y conceptors signs unto output registers, shallful signal generate and a memory-cell array, A memory cell consolite of one sistenge—and one transfer clement. The lanet output pade of a bransfer clement cought N strange elements in a closis, and the control notion of N assafer elements or cought of the conception of the control notion of N assafer elements or cought of the section. The N N memory cell insufficient is the section of the register of the input and coupte. Does shallfulling in the section and to the register are controlled by the shallful signal generator.



Figure 1.30. Shaffle-memory architecture (Derived from a product of Microcire Associates.)

The shuffle signal generator may be implemented in a shift-register which circulate a single log. 1 and N-1 log.0, or in a $n = \log^2 N$ -bit counter and an N-output decoder, or in other digital circuits.

50

In SAM operation the shuffle signal generator circuit activates one, and only one, word of N bits. In an initial clock period, the content of a first N-bbt word or a set of external data is dumped into the output register, and the datum of from the first stage of the output register is shifted into the input register. At this time the output register holds a copy of the data content of the first N-bit word, and the data in some of the N-1 other words are moved or copied. In a next clock period, the content of a second N-bit word is transferred into the storage cells of the first N-bit word, and the second bit of the first N-bit word is shifted from the output register into the input register buffer. Now, the output register holds a copy of N-1 bits of the first N-bit word, the input register has the first bit of the first N-word, and the storage cells of the first N-word contain a copy of the data content of the second N-bit word, and none of the other N-1 words is moved or copied. In similar steps, No clock periods recycles the No bits of moved or copies. In similar segs, iv encor persons recycles the r out of the memory call array. The shaffle array allows for both bit-sequential or word-parallel write or read when the addressed bit or word appears in the imput or in the output register. The internal operation of a shuffle memory may be illustrated in a 4 x 4 matrix (Table 1.5), where the initial content of each storage cell is represented by numbers, and the allocation of numbers in the matrix corresponds to the locations of the storage cells in the memory cell array and in the registers.

Shaffin memories, the Stab-most SAA, provide continuous string of data which paper in replace with the names of control internation which paper is produced by the control internation of the control international produced by the control international produced by the control international SAAI does not small capacitive basis on the memory cutils. beard SAAI does not small capacitive basis on the memory cutil. to be small capacitive produced by the paper and of a RAAI control in shaffin memories of the control in the control in shaffin memories, more only one work a carbonic shaffin control in shaffin memories, more only one work a carbonic shaffin of the control in shaffin memories, more only one work as of compiled to highly capacitive belies and stress amplitude. More not compiled to highly capacitive belies and stress amplitude and control in the control in th

Compared to RAM-based SAM designs, shuffle memories can provide 10-30 times faster data rates, about 10-1000 times less power consumption

introduction to CMOS Memor

Step 2

Step N2-1

and approximately 10 times higher radiation hardness than RAM-based SAMs do, and the bit-capacity per chip of shuffle memories can near that of RAM-based SAMs.

Table 1.5. Principle of data-shuffling in a 4 x 4 bit (4 x 4 memory cell) array 1.3.5 First-In-First-Out Memories (FIFOs) A first-in-first-out (FIFO) memory is a sequentially accessible write-read data storage device, in that data rate for writing can substantially differ from

the data rate of reading while locitying the same sequence of data number in both write and early fleed the sequence of read in the opposite of the weight data sequence, the drivers to called lassin-flertened (LFO) memory, Incourse, IFO and LFO memories and data are tumoritume devices, IEO and LFO memories and data are tumoritume devices, LFO increase also the data experience. To readermation in who that not early and sequence may be considerably be applied to deput of gainst sequence of the sequence of the sequence of the sequence of content data experience which the parameter from the security of content data experience which the parameter from the security of the sequence of the preferred data with the memory devices. The sequence of t


A FIFO memory is applied most often, as an interface between two digital devices D_A and D_B to temporarily store the data received from D_A

until D₀ is ready to accipt. The FIFO's storage copering must be large encuplu to accommodate the amount of done the D₀ generates between services, and the FIFO has to perform the write operations with the clock read of D₀ performs with the clock rate of D₀. Effort cost, or the date tread operations with the clock rate of D₀. Effort cost, or both write and read, may operate synthetic consists of the properties of

if there is no requirement for independent writing and reading Witing is clocked by device $D_{\rm A}$, the received information is shifted until the first data bit or word is available at the output, and the data is shifted out with the clock rate of device $D_{\rm A}$

Most PFO devices, nonetheless, are modified RAMs (Figure 13)] in which the addressing in word-copounds. Rather than using addressroatived from moders circuia, a FFO objection-may generate address to the contract of the contract of the second results of the contract usually degall considers or shift segents used independently for event and read. Thus, writing and resulting can be modernly intermented, but only one operation, write or read, can be performed in one clock cycle, because only one address can be selected as a time. An address operated by the entire contract of the contract of the contract of the selection of the server. The entable from our receive the contract of the input project, or

information to the sense amplifiers and the output register. The input and output register operations are governed by the write and read



(Derived from a product of Quality Semiconductor Incorporated.)

control circuits, respectively. These control circuits accommodate the external clocks, synchronous and asynchronous enable signals for each write and read operation. Flag signals indicate how much of the RAM storage capacity is occupied, e.g., empty, full, almost empty, almost full, etc., and the amount of flagged storage capacity can be programmed in most FIFOs Both the depth and width of the FIFO storage array may be extended by

counting a multiplicity of FIFOs to each other through the expansion

CMOS Memory Circuits

logic. The content of an FIFO may be bypassed in designs where offset registers are implemented.

FIFOs implemented in two-poet RAMs, rather than in traditional RAMs, are carable to handle write and road operations simultaneously.

RAMs, as capable to handle write and read operations simultaneously in such a FIFO do write and the read abdress code his maleprinder set for address input. The deal addressability requires the use of complex and large numery cells, which increases ships are not cost of FIFO. A FIFO architecture that is based on deal-port RAMs is similar to the FIFO architecture using inal-port RAMs, except the difference in write and read addressing.

1.4.1 Banica

In associative or content addensable memories (CAMO) [19] disc are identified and secondary by the also content or a multipliary of manning discontant production of the content of the co

Associative search can determine not only an exact match, i.e., all bits are infentional in the compared words, but also the degree of similarity in a partial match. For similarity measure CMOS CAMs use mostly the Hamming distance, which simply gives the number of bits the compared words of the form such after large 17 MOS CAMs may show needy Excilidents.



Figure 1.32. Associative-search in a CAM.

distance. Minkowsky metric, Tanimoto-measure and various algebraic and

legical correlation measures. The measure of similarity rany provide the basis for the operation-transpor of the smalliple responses reachers. In practice, however, multiple responses are resolved mostly by using spatial or timing orders sader than by similarity measures. To establishing similarity measures for the same search argument at systematic marking is required in all CAMs. From the wide variety of potential CAM applications data content

associations, magnitude search, catalog memory and information retrieval are only the most apparent examples of use CAM circuits are often used also in eache memory implementations. Moreover, entire computer implementations are based on associative circuits [110]. Partly-associative computations are vacuality applied in object and voles recognition and in numerous other military, government and foressic systems. Generally, for

systems which would be unscorptably slow or complex with traditional Von Neumann type of computations, the application of CAM-based imputing systems may be attractive design alternatives.

CAMs, most commonly, are categorized as (1) all-parallel, (2) word-

CAM, not commonly, see categorized as (i) all-parallel, (2) workcated by-middle, and (3) wood-parallels beared classes. For the implemencated by-middle and (3) wood-parallels beared classes. For the implemensate type of random or sequentially accessable CMOS namery designsate type of random or sequentially accessable CMOS namery designless of the common common common common common common comdetended and the common common common common common comtraction common common common common common common common comtraction common common common common common common common common comtraction common common common common common common common common comtraction common common

1.4.2 All-Parallel CAMs

The all-parallel CAM conspores the search argument with all words residing in the CAM simultaneously. The immultaneous ecosperison is made possible by combrings a RAM cell with an exclusive-OR (EXXI) gates in a single CAM cell, and the outputs of the EXXIP gates are tied to an interrogation line in each word in pesterial designs, the elements of the RAM cell and the EXXIP gate are blended with each other to decrease complexity and size of CAMs.

An all-parallel associative nemony consists of a (1) content addressible content cell entry (2) counts argument register. (2) must register, control, (2) counts argument register. (3) must register, control, (2) address decoder, (3) address excoder, and (2) surgue laffer, (2) per 13.2). Addressing allowers to accord. Med talls you and addresses, and addresses are needed to facilitate and control a variety of CAM and addresses are needed to facilitate and control a variety of CAM and a control and control and control and control and control and addresses are needed to facilitate and control as white produced and as word held in the scanse degenerate register is compared to sention approach precipitate in white is not become congration to compared to the control of the words. the masked content of a word stored in the array, match signals occur. The match signals are put in the response store, prioritized by the multiple response resolver, and the addresses of the matching words are encoded for further prospectations constitutes.




Figure 1.33. All-parallel CAM architecture.

The all-parallel associative memory executes the data search in one short cycle. The length of the search cycle t_k is determined by the consocutive delays occurring in the search argument and mask registers t_k is the CAM army t_{Cons}, in the response store and multiple response resolver (t_m), and in the data output buffer t_k as:

te = t + tour + t... + t.

The longest data propagation delay appears in the CAM array, in which the dalsy trane deponds mainly on the bis-capacity of the array and on the CAM-cell design. Since fall featured CAM cells are more complex and all larger than RAM-cells are, for CAMs the practical limit of bit capacity per chip is much anualter and the power dissipations per chip is much larger than those for RAMs.

1.4.3 Word-Serial-Rit-Parallel CAMs

Any RAM array can be used to implement weed-scrial-bit-parallel CAMs. In such a CAM, a parallel-operating digital comparator is placed between the mask-register and the RAM-cell array, preferably next to the sense amplifices, and an address counter generates a sequence of word-




Figure 1.34. A word-scrial-bit-parallel CAM configuration

addressors to the RAM-coll array (Figure 1.34). One-by-one cach word is computed to the south argument and the responses are transferred in a shaft register. The shift register content preserves the time sources of metabols, and, therefore, it may also be used as a multiple response resolver fince the responses appear serially, the maximum search cycle time t_i to associate howedn with a search argument, compress in times the wordline, britine and sense amplifier delays in the RAM stray s_{tools} and N times the consposition delays _{tool} and dollon to t_i t_i and and N times the consposition delays _{tool} and dollon to t_i t_i and and N times the consposition delays _{tool} and dollon to t_i t_i and

$$t_{j}\approx t_{j}+Nx\left(t_{j,k00}+t_{min}\right)+t_{min}+t_{j,m}$$
 Very short search times can be combined with exceptionally small

power distipations and high packing densities in designs which apply intiffle memory armys in place of the RAM-cell army. The RAM-cell army may also be substituted by a shifl-register army, but shift register carny are plagated with low packing density and helty power distipations at high frequency operations.

1.4.4 Word-Parallel-Bit-Serial CAMs

Wed-position-be-send CoMs may gles be implemental to perform that of FAM-coll in several marker to the recommitmental controllation of FAM-coll in several marker to the recommitmental commitmental com

Since both shift-register and shuffle memory clock data bits in and out of the circuit one-by-one in the same order, the operations of both shift-register- and shuffle-memory-based CAMs may be illustrated in the same block diagram (Figure 1.35). In this word-parallel-bit-serial CAM array,

high data rate by implementations in shuffle memories.

the word, search argument and mask data may be written either in series or in parallel mode into the registers. All registers are the same, and in all




Figure 1.35. A word-parallel-bit-serial array-

registers the data are moved and circulated by the same clock simultaneously. In the response processor, one bit of each word is compared simultaneously to the masked search argument, and the result is stored and evaluated as the data circulates in the registers. Except the data storage and associative sourch circuits, as word-praella-bit-livertal CAM can have the same constituents as the all-parallel and word-serial-bit-parallel CAMs in. In this word-parallel-bit-serial CAM, the maximum search cycle t_i for N words of M bits, includes M-times the data advance time for one bit t_0 and the signal delay in the response processor t_{ij} in addition to the input, output and resolver time t_i , t_i and t_{ij} :

$t_{\scriptscriptstyle S} \approx t_{\scriptscriptstyle i} + M \times (t_{\scriptscriptstyle O} + t_{\scriptscriptstyle RS}) + t_{\scriptscriptstyle He} + t_{\scriptscriptstyle e}.$

The magnitude of t₆ greatly depends on the speed of the response processor and the shift-register or of the shuffle memory.

1.5 SPECIAL MEMORIES AND COMBINATIONS

1.5.1 Cache-Memory Fundamentals

A cultiventury, or casks, is a short-score dine small-bis-specify. As alther-neutry, or casks, is a short-score dine small-bis-specify context for the certain form of the context form the certain final fi

system complexity, i.e., the addition of eache memory and controller.

One level of cache may not be sufficient to provide a required system preferrance in systems using modified evel cache hierarchy, the cache dosest to the CPU is denoted as primary or level-one (I.1) restrict, while the cache coupled to I.1 is the secondary one-level-one (I.2) cache, while the CAChe is an arbitrary is level (a); can contain either the instructions (I.11), or the dast in Table 2 both (I.110).




Figure 1.36. Cache memory application in computing systems.

The supplicibility of any cache Lif, LiO and LiDb are based on the (1) temporal, and (2) spatial locality of the instruction and data items. Temporal locality means that items used in the recent part are likely to be used in the near future, while spatial locality implies that items ploxed physically near to seek other are likely to be used in consecurity operations. The efficiency of cache operations depends on the probability that the learn when requested by the CPU is in the cache or not, and the

Introduction to CMOS Memories

salts performance in characterized by the little and miss zera and by the monto cycle times. As lit comes when the little is found in the cases when the little is found in the case when the case is done not exhe the CVU requests it, and man appears when the case is done not exhe the CVU request in the little is the come of CVU references is level to mitter of CVU references give the list rate lit, and the miss rate bit, may be expressed in NeW-11, he is increasing this rule detectors the entire barber of CVU cycles when the contract of the contract of CVU repressed to the contract of CVU repressed in the contract of the contract of the contract of CVU repressed in the contract of the contract of the contract of the contract of the production of the contract of the contract of the contract of the contract of the production of the contract of the contr

A memory address evole contains bits to determine the location of the contain of the contain with the location of the contain within the location within the location within the location within the location is result in a serious within the location of the location within the location is result in a serious within the location within prices of the ramine memory, contain the gas against the contain the location within option and the ramine memory contain the prices within the location within the locatio

Performance improvements by eache memory applications have become an important part of the system design and are discussed in publications extensively, e.g., [111]. The following discussion focuses on the architectures of CMOS cache memories.

64

Cache hit rates can be improved by optimizing both organizational and strategical variables. Organizational variables include the data sterage capacity C. number of blocks in a set or degree of associativity A. number of sets S, and block size in bytes or bits B of the cache. Increasing cache canacity C = A x S x B, increases the probability of hits. A simple increase in cache size C would result in longer cache operation times. In a large cache, yet, the cycle time can be kept short by increasing the number of blocks per set A and by decreasing the amount of data stored per tag B Clearly, variables C, A, S, and B can be optimized in a system. The performance of the system may also be ameliorated by careful choice of strategies in replacement of blocks in the cache (last recently used LRU, first-in-first-out FIFO, random, etc.), in data writing (copy back to mainmemory, write through cache to main memory, buffer several writes, etc.), in data fetching (mamber of blocks, speculative prefetching, order of data return, etc.), and in workload management (adjusting block sizes, request buffering, system timing, etc.). System strategies for optimum performance may substantially vary system to system, and the chosen strategies determine a great part of the overhead circuit design in the cache memory. Since the optimum cache memory size, associativity, block-size, set-size as well as strategies of replacement, writing, fetching and workload management are actually system dependent, the optimization of these parameters are not discussed here, but they are available in the literature of computing systems, e.g., [112].

CMOS coubes are not notly flat-operating small-size memories with the service of the country of

Under the copy-back policy, the cache records writes and reads, and the cache can operate without using the circuits of the mann-tempery. An update of the main-memory occurs when the data block that contains the write address in the cache is replaced. No replacement can be performed in cache locations which are occupied and flagged by a "dirty" signal indicating that the information must be written into the main-memory, otherwise they would get lost. With the enzy-back strategy, the main-memory is updated far less frequently than with other coherency strategies, but the replacement of information in the cache requires the transfer of large amount of data and, thereby, rather long time for each transfer event.

In the write-through policy the reads are cached, but the writes are stated in the main-memory, and in write cycle the main-memory of a stated in the main-memory is accessed. This ensures colveraries between the cuche and the main-memory operations, but the large number of slow accesses to the main-memory decreases the system performance in the majority or computing systems thus up to the write-through policy in less efficient than the application of the copy-tools strategy.

1.5.2 Basic Cache Organizations

CMOS cache memory designs, like other cache memory implementations, may be fully-casociative, direct-mapped and set-associative.

In a full-passocialive clubed computing system, the main summery and the cooler are divided into storage blocks, and the coals receive clust as followed. In the coal receive clust are likely as a full-passocial coal receive as a region of the coals receive cluster. In the coal receive cluster and the coals received as the coals of the coals received by the conjugate sundain, and that of the effectives or physical address generated by the conquiring suit, and a comparison, and the generated suits and a suffernation content and construction of the coals of the

Figure J.37. A fully associative cache organization (Derived from a product of Microcire Associates.)

In a direct-mapped cached system each storage block of the out-to-ir linked to several predetermined blocks of the main memory. The direct mapped cache memory has a tag and information store, and a comparator for matching the tag bits of the addresses (Figure 1.38). The block address is broken into tag and index bits. The index bits are the addresses in the

sery and determine the death of the cache. Cache locations respond to predetermined main-memory locations which are identified




Figure 1.38. A direct mapped eache configuration.

by the same index bits. Because the use of index bit reduces the number of hits to be commoned, the detection of a cache hit or miss is fast. A directmarried cache, however, can not maintain a nearly optimal collection of blocks, because the new block, that replaces an old one, determines which ore of the old blocks has to depart. Furthermore, if the block required to be in the cache is the same as the one used in the preceding program step except this block is requested from a different set, the block has to be fetched from the main-memory and written into the cache. In such cases, the direct manned cache has frequent misses and operates inefficiently.

A set-associative enche operation alleviates the contentions of the fully-associative and the direct mapped systems, keeps the tag-memory small and the tay comparison simple and speedy, by dividing the cache's memory capacity into N direct-mapped sets, and by using N number of simultaneously operating comparators. In a two-way (N=2) set-associative cache (Figure 1.39) both of the RAM arrays, decoders, comparators and input/output registers are identical. Furthermore, identical are the predetermined locations in both RAM arrays in which the main-memory blocks can directly be mapped, and blocks from a certain main memory location can be copied into two cache locations. If the tag-bits of the address match either one or both of the tags residing in the cache, then a hit occurs. At a miss, the set-association cache can maintain a favorable set of blocks, because the cache user is free to decide which one of the blocks within a set should be replaced. The application of four-way (N=4) setassociative caches represents a good balance between performance and cost in memory systems.

Whether a set-associative, or a direct-mapped or a fully-associative caceler memory, provided as required this rate and the most economical, additionally in the most economical, additionally in the most economical and the experimental and t

pply any type of fast operating memory circuits, e.g., small-size DRAMs which have the potential to approach the access times of SRAMs.




Figure 1.39. A two-way set associative cache architecture. (Derived from a product of Micron Incorporated.)

1.5.3 DRAM-Cache Combinations

The integration of a DRAM with a cache moreov as a single CMOS chap is aured to contain the low out per level ORAMs with the high bandwidth of cache monotes, 1D RAM-scathe combination improve the concentration speed of competing systems by both mose (1) by the width contained in the cache contained in the cache contained in the cache cache contained in the cache c

The most publicized DRAM-cache combinations are the (1) enhanced DRAM (EDRAM), (2) cached DRAM (CDRAM) and (3) Rambus DRAM (RDRAM) and (4) virtual channel memory (VCM).

1.5.4 Enhanced DRAM (EDRAM)

The EDRAM (Figure 1.40) blends a primitive one-row (X bit) wide cache directly into the column decoder of the DRAM. It eaches one row at a few, but in a three dimensional X X Y X memory any organization in any cashe X X Z bits. On every cache miss, the EDRAM loads a new row into the cache, most frequently, on a last row read (LRR) basis. Thus, an LRR register and a companior are also added to the general

DRAM design.

An EDRAM writes directly to the DRAM, but reads from the cache memory, During a burst read the EDRAM provides data burst B=×X, and hids the preclaimage cycle of the DRAM. The prechange is completed before a consecutive burst-read can start. To read the cache no row enable sizemal is neaded when the cache has his As cache misses the EDRAM.




Figure 1.40. EDRAM organization. (Derived from a product of Ramtron Incorporated.) output enable G control terminals which enhance the application flexibility

of the built-in cache. Since the cache is a part of a DRAM architecture,

The differences between DRAM and EDRAM operations are manifested in differing operation controls. An EDRAM may include chip select S, row enable RE, column address latch CAL, refresh F and separate most FDRAMs operate asynchronously, although synchronous EDRAM may also be designed with little added effort.

1.5.5 Cached DRAM (CDRAM)

A CDRAM integrates a complete cache memory and a generic DRAM. so that the eache and DRAM can operate independently. In a typical des (Figure 1.41), between a (2m x D)-bit DRAM and a (2n x D)-bit cache a row, wide buffer of D2 bit caracity is applied, and each of the DRAM and the cache has a separate control circuit. The cache is directly addressed by a addressing bits, while the DRAM addressing is multiplexed in a ratio of min. Retween the DRAM and the cache a buffer facilitates communicate



Figure 1.41, A CDRAM architect

A half of the buffer-bits serves read-data transfers, and the other half of the bits serves write-data operation transfers from and to the DRAM. All buffer bits are used for data transfers between the buffer and the cache memory.

The code is segmented into \mathcal{V}_{i}^{D} cache lines with \mathcal{D} words per line, and can be either direct-empored or ret-sessorative depending on the implementation of the external cache controller. At a cache link, \mathcal{D} bit of implementation of the external cache controller, at a cache link, \mathcal{D} bit of the ast strendered redways the Vaffer controller, at a cache link, \mathcal{D} bit of the SIMP controller of the controller of the sentence of the strender of the controller of the sentence of the senten

A CDRAM may use a synchronous clock to control all operations. All control and address signals should be set up before the appearance of the clock signal, and access and cycle times are from sad to the appropriate edges of the synchronizing elock signals. The synchronous output register may operate in transpurence, exclore, registered and missed modes.

1.5.6 Rambus DRAM (RDRAM)

The RDRAM unifies a synchronous DRAM, a row-cache and a complete data-box interface circuit (Figure 1-2/) [113]. The on-chip interface circuit (Figure 1-2/) [113]. The on-chip interface circuit greathy redocts the contemporation time between the DRAM and the other parts of the computing system, in additions to the performance benefits of integrating the other due the IRAM in a single chip. BDRAM split contemporation and operation in systems are determined by specific protocols, which allow no combine the addressing data communications and control of the c

tignals through a single bus complex.

In RDRAMs were and read operations include bus respect, data and acknowledgement of data arrival. At read, positive schoowledgement means that the respected data are in the caches, againty audioowledgement means that the respected data are in the caches, againty audioowledgement agreem of the data are so in in the cache or a referred topic in its progress. As a constitution of the cache from the DRAM A write into the DRAM A write into the DRAM commence also will in requires for data package. When the write


data can be accepted by the RDRAM, positive acknowledgement occurs Negative acknowledgement may appear when the write address is not found in the cached page, or when a ethnic cycle is in progress during the write request. After the first write request the controller voids a DRAM cycle and records the write request the observed and and others.



Figure 1.42. RDRAM scheme, (Inferred from [1131.)

In the propertury Rambus systems (Figure 1-Gs), the data, address, control and clock signals can be transferred at very high frequencies eg., at 80 lifes, but high incognosies the base, clock and other control of the control of the

meninals. For flight time compensation the folded clock signal path provides forwards and besitwards signal along the but lines. Flowed clock signals are applied in read operations, because the read data recognition from the MODAMs in the control said. In vertex repetition (MODAMs, for minimizing the effects of signal effections all signal MODAMs, for minimizing the effects of signal effections all signal signals are signals. The signal effection and signal effections all signals and control to tennials victoria. The minimized presented per selection under coursel or end effective the signal mopfellates on the flow and clock kines. All tost and effective the signal mopfellates on the flow and clock kines. All tost



(Derived from a design of Rambus Incorporated.)

to accommodate various numbers of RDRAMs. The operation of the RDRAMs are controlled by different protocols in the base, concurrent and direct Rambus systems. Since the Rambus systems use pocket codes, they are referenced as pocket periocol systems.

antec familità synchric sante du Frantinos synchric non possessiono di ser referenzed an pocket protocol systemi.

Other protocol based memory and syntem architecture, e.g., Synchini, DEAM, an implementation of the Rambine protocol [114], differ inte from the RDRAM and the Rambine protocol in concepta. Willie the Rambine soncept pulpos single cinded terminishe and linear extression of the bas wires and the number of RDRAMs, the Rambine concept applies a teleparting his structure in which the execution of the bost and the number deserting his structure in which the execution of the bost and the number of memory and the number of structure in which the execution of the bost and the number of memory and the number of structure in which the execution of the bost and the number of memory and the number of structure in which the execution of the bost and the number of memory and the number of structure in which the execution of the bost and the number of memory and the structure of the st

of Synctink DRAMs, or SLDRAMs, are confined in the ring. Synclink, as Rambus, is also a pocket protocol system. Extended performance can be obtained by protocol insplementations which use small-signals and differential signal-pairs in data transfers.

1.5.7 Virtual Channel Memory (VCM).

than that of other DRAM RAM designs

A VCM combines a DRAM, prefembly a dust- or a multibank synchronous DRAM, with a multiplicity of cache SRAMs (Figure 1.44) in a single memory chip. The K number of cache SRAMs create K number of virtual channels, and to each channel the commuting system assigns a distinguashed task e.g., in a graphics system one channel is for reading display list, enother one is for leading texture mans and a third channel is for leading vertice data. Data transfers between the SRAMs and the DRAM have to explicitly be ordered by a VCM-external memory controller in contrast to EDRAMs, SDRAMs and RDRAMs, which manage SRAM-DRAM data transfers chip-internally. The coche SRAMs are placed next the DRAM so that the X number of SRAM columns joins through minimum wire-lengths to the X number of the DRAM's sense amplifiers in this SRAM-DRAM combination, only the cache SRAMs need an X-output column decoder for access, while a single row- and a segment-decoder support the wordline selection in the DRAM. For the selection of an SRAM a channel selector circuit is used. Each virtual channel has its own interface circuits and dedicated resources to accommodate the operation modes. The operation control of the VCM requires a control logic circuit which is more complex

In a VCM design, the circuits which surround the DRAM erray are conjuncted to hide the prochange time, or prochange latency, by pipelining the operations of the individual cuche SRAMs. The prechange time in a DRAM array is several times longer than the access time for the bits in a certam selected over or in a page (Section 1.2.2). Upon as change in page admiren, the first twist or read of a memory cell can be preferred only precharge operations use the same believes and suspens amplifiers. Bits in a page can be addressed with high frequency, e.g., our ever bot first with




Figure 1.44. A VCM organization.
(Derived from a product of NEC Electronics Incorporated.)

every system dock, without provings intensic Gentius 1.29. Although the DEMA prochange in own mandaged by the VCM organization of DEMA prochange in own such and the VCM organization of the DEMA prochange and can be controlled as that their openion intensity entered in the prochange intensy, has indigated memory controlled or process of the controlled or the process of the process of the controlled or the process of the process of the controlled or the process of the process of the controlled organization or the controlled organization or the controlled organization or the controlled organization or the controlled organization organization organization or the controlled organization organization or the controlled organization or the controlled organization organization or the controlled organization organizati

Apart from SRAMs the virtual channels may also be implemented in small DRAMs or in panallel-tertial registers, and a VCM may be designed for synchronous or anyachronous operations. The preclarage operations may also be pipelined for the segments of the DRAM, which may reduce the Net-capacity frequentments in the channels of the VCM.

VCM designs may adopt a voting of input and output interface schemes including the restlement attention (CMS or the transition to the product and other interface. As an internative to Euchos, New Yorkship and other interface. As an internative to Euchos, the Company of the Co was to hold the riving and filling edges of the clock signals as references to mare with or and experiment. Some residence of present finance only by the bed under going of the clock signal, the use of both clock-impacts edges can obtain be done to compatible removales. Removing which codes can opene with such doubte data rates are called doubte data rate DDR developes. In practice, DDR checkingen do not doubt the safe true DDR developes. In practice, DDR checkingen do not doubt the safe true DDR developes. The contract of the contract of the contract of the contract of the same in DDRAM openation, because each water and read across it preceded by a lancery time. Closel is the row learney, that infinitence by the resultance, and the latency time on greatly be reduced by highly resultance, and the latency time on greatly be reduced by highly acceptanced and by international organization of the memory call arrays.




Figure 1.45. Bidirectional stub series terminated logic interface

1.6 NONRANKED AND HIERARCHICAL MEMORY ORGANIZATIONS

All of the CMOS memory types on he organized in noutrasked and hierarchical memory architectures. In normated or nonhierarchical resistance tectures each substray has equal organization make, and a one-level decoding for each row and column selection is sufficient to access any ofter words and any of the bits in the army. A normated stray may be simple (Fizzer 1.46b) or sugmented (Fizzer 1.46b), but in both nourmised stray




Figure 1.46. Simple (a) and segmented (b) nonranked arrays.

types each word and each bit of a word are directly accessible through the use of a single-level array decoder. The hierarchical organization, in a memory chip, partitions the memory cell array into subarrays (Figure 1.47), the subarrays into sub-subarrays, etc., and divides the decoding into a certain number of levels [116]. The division ratio, i.e., the number of subordinate




Figure 1.47. A hierarchical memory organization with shared decoders.

arrays contained by one mobile of the one-level-higher ranked array, may be the same or different for the various expurimental levels. In designs the most appearent rationals for using hierarchical organization is to reduce access times by architectural images. A worst case access time typeres as a single-array organized memory where the array delay T, includes both the entire wordlikes delay t, and entire billine delay t, [Figure 1 483.)

$$T_s \approx t_w + t_g \ .$$
 Both word- and bitline delays can be reduced to approximately 1./m and

 t_0/m by organizing the array of memory cells into $m \times m$ modules. Although the modularly increases the word decoding time t_0 by Δt_0 and the bit decoding time t_0 by Δt_0 mortheless, the delay in the array organized in $m \times m$ modules $T_n(Figure 1.48b)$

$$T_{a}^{1} \approx \frac{t_{w}}{m} + \Delta t_{x} + \frac{t_{B}}{m} + \Delta t_{y}$$

is smaller than T_a , because $t_x < t_a$ and $t_y < t_a$. Namely, Δt_x and Δt_y occurs in low-capacitance interconnect lines which run over field-oxide, while t_a . $\Delta t_a / m$



(c) (b)
Figure 1.48. Approximate access delay lengths in a nonranke
(a) and in a two-level (b) hierarchical architecture.

and to are caused mainly by the capacitance of the high number of memory

cells coupled to the word- and bitlines.

imated so

As a brighted for the observat memory access dues, increased Lyou travel is equipped to accommission the heavestful decoding in most of the designe, each of the row and column decoders in placed between two promoting parts of the memory access finishes much fairly the behavior of the production of

$X=X_n\left(2n+\log^2n\right)\quad\text{and}\quad Y=Y_n\left(2n+\log^2n\right)\,,$

Mirroring this bisymmetrical module in both direction N times and adding decoder rows and columns for the selection of the increased aumber of segments, in an N level of blensrchical memory the total related length X¹ and width Y¹ of the enlarged memory may be approxi-

 $X^1 = X_n 2^N \left(2n + \log^2 n + \log^2 N \right) \quad \text{ and } \quad Y^1 = Y_n 2^N \left(2n + \log^3 n + \log^2 N \right) \, ,$

where N=2 for two levels and N=4 for three levels of hierarchy. More than three levels are unlikely to be used in a memory chip.

At the implementation of any level of hierarchy NXY \propto XYY applies, but the rate difference $\Delta A_{\gamma} = XYY$. ANY us very small is high number of memory cells per segment a^2 and at small number of beyometerical levels. N Because the number of memory cells per biline is limited by required extents of operation and noise magnitus and by speed requirements, many of the large memory design apply hierarchical architectures. Given the speed of the speed requirements are consistent of the speed requirements are consistent of the speed of the speed

Memory Cells

Memory cells are the fundamental components to all semiconductor memories, and their features predominantly effect the chipsize, operational speed and power dissipation of memory devices. This chapter examines the CMOS-compatible memory cells which are extensively applied or have good potentials to be used in CMOS mem-ories. The examination of the memory cells comprises structural, storage-mechanism, write, read, design and improvement issues. The structural and operational characteristics of a memory cell set the primary parameters for the design of sense amplifier, memory-cell, array, reference and decoder circuits.

- 2.1 Basics, Classifications and Objectives
- 2.2 Dynamic One-Transistor-One-Capacitor Random Access Memory Cell
- 2.3 Dynamic Three-Transistor Random Access Memory Cell 2.4 Static Six-Transistor Random Access Memory Cell
- 2.5 Static Four-Transistor-Two-Resistor Random Access
- 2.6 Read-Only Memory Cells
- Memory Cell 2.7 Shift-Register Cells
- 2.8 Content Addressable Memory Cells
- 2.9 Other Memory Cells

96

2.1 BASICS, CLASSIFICATIONS AND OBJECTIVES

Memory cells are the irreducible elementary circuits which are able to store data and allow for addressable data access in a memory, and they are the key elements in determining the characteristics of a memory device. Momory cells are applied in arrays (matrices, cores), and the functions of memory-cell arrays are served by all other (peripheral, overhead) circuits of the memory. Generally, a memory cell that is applicable to CMOS memory designs. comprises (1) a data storage circuit or circuit element. (2) one or more data

access devices said, in some designs, (3) additional circuit elements (Figure 2.1). Nearly in all CMOS memories, one storage circuit or element is capable to hold one bit of binary information, but some storage elements are able to store a multiplicity of binary or poshinery data. A data access device allows or disallows data read or wrate from and to the storage circuit part depending on the state of a control signal on the control node of the access device. Additional circuit elements may be used to improve environmental tolerance and to accommodate a variety of functions in a single memory cell.

To CMOS memory applications, memory cells are classified mostly by (1) featured operation modes, (2) data form, (3) logic system, (4) storage mode, (5) storage operation, (6) number of constituent elementary devices, (7) access mode, (8) storage media, (9) radiation hardness and others (Table 2.1). From the immense variety of memory-cell types most of the CMOS write-read memories use dynamic one-transistor-one-espacitor (1T1C), static 6-transistor (6T), and static four-transistor-two-resistor (4T2R) memory cells. These three types of memory cells are applied primarily to implement write-read random access memories, but also to numerous senal and special access memory designs. Small canacity serially-accessible CMOS memories employ also dynamic 6- and 8-transistor shift-register (6T SR and 8T SR) cells as well as static 7-transistor shift register (7T SR) and other senally accessible cells Static 6T and dynamic 1T1C memory cells combined with a one-bit digital comparator are the favored approaches to construct 10- and 4transistor content addressable memory cells (10T CAM and 4T CAM). Read-only memory designs are based on the mask-programmable oneapeintor (LT ROM) cells




Figure 2.1. General memory cell structure applicable to CMOS designs

In CMOS memories, the mostly used dynamic 1T1C and static 4T2R. cells are generally not full CMOS circuits, but n-channel-only memory cells which operate with the support of CMOS peripheral circuits Memory cells formed exclusively of n-channel or exclusively of p-channel devices, can be designed in much smaller area, and can be fabricated with less complex processes, than their complementary counterparts do. In designs with single-channel-type of memory cells, no added area is

required for isolating the n-wells from the p-wells, and capacitor or resistor devices can readily be placed above and under the translators and interconnects.

1-	Operation Modes:	Write-Read, Read-Only, User-Programmable
2.	Data Forms	Digital, Analog
3.	Logic Systems:	Birstry, Nothinary
4.	Storage Mode:	Volatile, Nonvolanie
5.	Storage Operations	Dynamic, Static, Fixed, Programmable
_		

Storage Media: Dielectric, Senticonductor, Ferroclectric, Magnetic
 Radiation Hardness: Nonhardnest, Toleran, Hardnesd

Table 2.1. Mostly used classifications of CMOS-compatible memory cells.

Memories, which apply both as and achieved devices in 6.

Memories, which apply both n and p-shanted fedvers in fall congenerative yearlies configurations, and endigued to satisfy reinquer requirement for high equivalent speed, low power consumption, and white the properties of full-completeness managers, cells in traditional CMOS processing of full-completeness properties of the properties of full-completeness of the properties of the properti

In memory cell designs, the most important objective is to minimize the size, i.e., the semiconfactor silicon surface area of the memory cell. Smaller cell area decreases (1) costs per bit, (2) access and cycle times and (3) power dissipation in CMOS and other semiconductor memories Cost-per-bit benefits are results of the increased number of bits which can be stored in a memory chip of given size. Improvements in memory operational speed and power are consequences, chiefly, of the reduced capacitances which result from the use of smaller size memory cells. A cell-area enlargement in the design of memory cells may be justified by requirements for such (1) high performance. (2) operation in source envircurrents, or (3) functional complexity which can not be provided by the use of smaller size memory cells This chapter focuses on those write-read and read-only digital binary memory cells which are manufactured with CMOS processing

technologies in high volumes, have established a significant application area in CMOS memory technology, and have, most likely, potential to be used in future CMOS memories. Of course, memory cell types other than the ones discussed here, have been and are being developed and applied to CMOS memory designs. Memory-cell research has become a world-wide effort to satisfy the increasing demand for low-cost, small-size, highperformance and low-power CMOS memories for applications in standard. military, space and in other environments. Memory cells applicable to the designs of user-programmable nonvolatile memories are not subjects of this book, because the technology of user-programmable nonvolatile memories has grown to be an independent technology for itself. 2.2 DYNAMIC ONE-TRANSISTOR-ONE-CAPACITOR RANDOM

ACCESS MEMORY CELL 2.2.1 Dynamic Storage and Refresh

Most of the CMOS memories apply the dynamic one-transister-onecapacitor (1T1C) memory cell in their design, because it can be implemented in smaller silicon surface urea than other memory-cell tyres do, its implementation is compatible with CMOS processing technologies, and it is able to provide good performance in memory-cell arrays. Furthermore, the 1TIC memory cell is inherently amenable for otherent down-scaling alone with the evolution of the CMOS technology, and for accommodating data not only in binary but also in future nonbinary, multilevel, and analog memories. Principally, CMOS compatible 1T1C memory cells are developed for the designs of cost-effective, high-packing-desity, write-read dynamic readons access memorics (DRAMs). Since the CMOS DRAM technology dominates the semiconductor industry, designs of perudo-static random-access, sequential-access and specially memories use also dynamical TITE memory cells.

The dynamic 1TLG amonty out (II Figure 2.2) mappiny a single capture C₂ to stress a castine C₂ to stress a castine mount of electric C₃ to stress a castine and cast of the representation and recognition and from offere cleaning, and recognition as periodical recognition and results as periodical recognition of the castine and from offere cleaning and castine and from offere cleaning control of the castine control of the castine castine



Figure 2.2. Dynamic one-transactor-one-capacitor memory con circuit with the main leakage-current paths.

In a DRAM oril array, leakage currents through the access device Inc. between the storage node S and the ground L., between node S and power-supply pole I., and between memory cells I., after the charge and the voltage $v_{g}(t)$ across C_{g} (Figure 2.3). To avoid great changes in $v_{g}(t)$ which could destroy the stored data, the capacitor C5 must be rewritten or refreshed to V. in a certain time neried, in the so-called refresh time t...



Figure 2.3. Leakage current effects on stored voltage levels.

The maximum allowable in may be calculated from the time functions of the storage node voltage v.(t): $v_{-}(t) = (V_{-} - V_{-})(t) - e^{-t_{-}\frac{\hat{C}_{+}eV}{2T}})$ if $V_{-} \rightarrow log 0$.

$$v_s(t) = V_s e^{-t_s \frac{C_s g v}{2T}}$$
 if $V_s \rightarrow \log t$,

where V_k is the initial write voltage in weat case, \hat{C}_k is the minimum storage capacitance, $\sum_i = 1_{i_k} + 1_{i_k} + 1_{i_k} + 1_{i_k} = 1_{i_k}$ is the maximum total leaking current to after, V_k and AV is the voltage change allowed by the operation and acide margins of the sense circuit. From the equations of $v_i(t)$ with prefetchment AV_k the refrisch time may roughly be approximated as

t . = 0.07C AV/51

in most of the sense circuit designs

2,2.2 Write and Read Signals

Waveforms in the accessed cell and on the bitline may be approximated by the analysis of a simple model circuit (Figure 2.4) that consist of a generator v_i(t), resistor r(t) and capacitor c(t) in the investigations of both write and read operations.

$$\begin{array}{c} V_{a} \\ V_{b} \\ V_{bc} \\ V_{bc} \\ V_{bc} \\ V_{cd} \end{array} \begin{array}{c} V_{b} \\ V_{cd} \\ V_{cd} \\ V_{cd} \\ V_{cd} \\ V_{cd} \end{array}$$

Figure 2.4. Simple model to approximate write and read signal forms

In write operation mode a write or a sense-write amplifier switches the bithine voltage to a memory-interim standard log.0 or log.1 level. The same voltage level appears on the storage node IS after a transient time; because the gate voltage signal, that turns on the n-channel access device MA1, is boosted to $V_c \ge V_{mo} + V_r(V_{mo})$. High $V_s *V_{mo}$ is needed to pactimize the amount of charge stored on capacitor Co. A higher amount of stored charge can generate larger and faster signals on the billine during read operation, and increases the immunity of data-storage against the effects of incident atomic particles. The assumetion that a data signal has already reached V_{res} on the bitline and that V. - 0V before device MA1 is turned on, permits an approximation of the waveform of the write-data $v_{pq}(t)$ on node S by applying a step-function as generator signal $v_{q}(t)$ and time-invariant parameters z_{q} and C_{q} in the simple write-read model circuit v.(t) = V....1(t)

T. - r. C.

With these parameters the analysis of the circuit gives

 $v_{cor}(t) = V_{nn} \cdot (1 - e^{\frac{t}{\xi_n}})$

Here, r., is the drain-source resistance of the access device in the triode

region, and T, is the time constant of the cell. From v_{en}(t) the rise time t. can be approximated by the well known t, = 2.27, formula. For the fall time t. = t, and for the propagation delay t, = 0.5t, may be used, because during writes device MA1 operates mainly in the triode region.

In read operation mode the memory cell generates the signal v_s(t) on the bitline capacitance C. Before activating device MAI, bitline capacitance Co is brought to a procharge voltage Vo, and the bitline is disconnected from all the other circuits. When C. is coupled to the bitline resistance R_m and capacitance C_m through a turned-on MA1, then both the stored voltage $V_a - V_{ex} \cdot \Delta V$ and the believe voltage $V_a = V_{ex}$ chance. For

calculation of the voltage-level change on the bittine as a function of time $v_\phi(t)$ the rudimentary model may also be applied at read with the assumptions

$$v_c(t) = (V_0 - \Delta V - V_{pq})e^{\frac{-t}{V_c}},$$

 $T_C = T_L C_L, \quad T_m = R_m C_m,$

 $\tau_c = \tau_e C_e$, $\tau_e = R_e C_e$, $\tau(t) = R_e$, $\sigma(t) = C_e$.

where ∇_{a} is the time constant of the bitime. The Laplace-transformed of $v_{\mu}(t)$ and the bitline voltage $v_{\alpha}(t)$, $V_{\mu}(p)$ and $V_{\alpha\theta}(p)$ respectively, may be successed as

$$\begin{split} V_{_{1}}(p) &= (V_{g0} - \Delta V - V_{_{PR}}) \frac{1}{p + \frac{1}{\tau_{_{4}}}} \\ V_{_{PR}}(p) &= \frac{1}{\tau_{_{4}}} (V_{_{20}} - \Delta V \cdot V_{_{PR}}) \frac{1}{(p + \frac{1}{\tau_{_{4}}})(p + \frac{1}{\tau_{_{4}}})} \end{split}$$

ani

while the reverse transformation of $V_{\sigma}(p)$ results

$$V_{eff}(t) = V_0 \frac{r_0}{r_0} \frac{T_c}{r_0} - (e^{-\frac{1}{T_0}} - e^{-\frac{1}{T_c}}), V_0 = V_{00} - \Delta V \cdot V_{00}$$

Clearly, both the amplitude and the time-behavior of $v_{\mathbf{d}}(t)$ are functions of the time containst \mathbf{t}_i and \mathbf{t}_j . Depending on the ratio $\mathbf{t}_j \mathbf{v}^T \mathbf{t}_i$ the normalized $v_{\mathbf{d}}(t)$ curves have different withing times for each significant whiching times for each significant withing times for each significant of containing the strong expendence C_i and behind completely distincted by adjoining the strong expendence C_i and behind expendence where




Figure 2.5. Read-signals as functions of time constr

 $\mathbb{C}_p \to \mathbb{C}_p \mathbb{C}_q \mathbb{C}_q$ (10) is required in most of the sons circuits, to provide measured read-signal analysishes. In fair and large time moreover, the measured read-signal analysishes in the read-signal shape con the soliton transpile depends also con the soliton-covarie resistance for the society transition \mathbb{F}_q , before investigated shape con the soliton formula \mathbb{F}_q in tradition resistance \mathbb{F}_q , terminating impolators of the society transition \mathbb{F}_q in tradition resistance \mathbb{F}_q . terminating impolators of the society transition \mathbb{F}_q in tradition of the society of t

switching times may be reduced by optimizing the amplitude of the real signals (Section 3.3.6). Fast write signals can be obtained by boosting the wordline voltage to exceed the supply voltage $V_{\rm cob}$ by the threshold voltage $V_{\rm rel}$, where $V_{\rm rel}$ is the substrate bias.

2.2.3 Design Objectives and Trade-offs

The design objectives of the dynamic 1T1C memory cell may include (1) small area on silicon surface for implementation, (2) high number of memory cells tying to a single bitline, (3) large operating and noise margins, (4) specify read operation, (5) first write operation, (6) long time between refresh operations, (7) low power dissipation, (8) insensitivity to the impact of storric particles and in some cases. (9) operation in extreme environments. Normally, the circuit design can engineer only the area of the storage capacitor Ac, and the width W and the length L of the access device, and no change in CMOS processing is allowed. For the extent of A- and W the design objectives usually dictate opposing requirements in many aspects (Table 2.2), while I may be kept as short as the processing and leakugecurrent considerations allow. Though the requirement for a small memory cell size is basic, if the small-size cell can not allow sufficient operating and noise margins (Section 3 1), or can not generate signals on the billing which are large enough for error five detection and fast sense emplifier operation (Section 5.2), or needs too frequent seliesh, or operates unreliable because incident alpha particles are capable to upset the stored data (Section 5.3), or can not operate in eventually required radiation environments (Section 6.1), then the cell size has to be compromised. To design a small memory cell that satisfies the variety of requirements, a combined effort of circuit design, layout design, process development, capacitor and transiste device design is needed. Such combined design and development efforts are time consuming and expensive, but the extremely high volume production of CMOS DRAMs and related memory products greatly rewards the efforts.

Paradoxically, the storage capacitance C_s in the ITIC memory cell has to be increased as the CMOS feature since decrease, whereas ideal scaling would lead to reduce all parameters. Usually, the down-scaling results in connecting mercasing number of memory cells to a briftine of constant length, which enlarges the bildine capacitance. Memoryer, bildine lengths

(1) Small Silicon Surface Area	Small	Small
(2) Many Cells on Bitline	Small	Small
(3) Large Operating and Noise Margins	Large	Small
(4) Speedy Read	Large	Large
(5) Fast Write	Small	Large
(6) Long Time Between Refreshes	Large	Small
(7) Low Power Consumption	Small	Small
(8) Particle Impact Insensitivity	Large	Small
(9) Operation in Extreme Environments	Lerge	Small
Table 2.2. Objectives and trade-offs in one- memory cell designs		apacitor
extend with the evolution of CMOS technolo, larger chip sizes. Thus, for greater bit-capacitie	gy in fabrication, CMOS men	ng larger and nories call for

memory cells which combine smaller silicon surface area with larger storage capacitances. Capacitance enlargement may be obtained by (1) reduction of the dielectric thickness t, (2) use of insulator with high relative dielectric constant g., (3) abstement of the parasitic capacitances C. coupled scriplly to C. and (4) expanding the effective area of the repecitor plates A.,

2.2.4 Implementation Issues

2.2.4.1 Insulator Thickness

Objections

In the storage capacitor, the insulator thickness t, scales down preportionally with the other facets of miniaturizations. In most of the

designs, a proportional down-scaling of ι_i is insufficient to provide the modeld storage capacitance C_0 , and further extra thinning of ι_i may be required. The thinning of ι_i , however, is limited [21] by the effects of the increasing electric field strength $E \simeq V_C t_n$ where V_C is the voltage across the capacitor. With increasing it

(1) the conduction of the diclocatric insulator I_e grows dramatically; $I_e = I_{ee} e^{i \hat{q}}.$

(2) through the insulator the quantum mechanical tunneling current $I_{\rm m}$ may become significant;

$$\label{eq:loss_energy} \mathbf{1}_{\rm to} = \mathbf{q} \, \nu_{\rm t} \, \frac{\epsilon_{\rm e} \epsilon_{\rm g}}{\epsilon_{\rm h}} \cdot \frac{\mathbf{V}_{\rm e}}{k T} \, \mathbf{E} \big\{ e^{-\frac{C_{\rm h}}{k} + \frac{N_{\rm g}}{2}_{\{|\mathbf{r}-\mathbf{r}| - \frac{N_{\rm g}}{\epsilon}\}}} \big\} \, ,$$

3) the defect density D_0 gets greater, i.e., for S_iO_2 ; $D_n \approx D_n e^{-3\, h_0} \ .$

Here, currentl, and parameter is not constant for the specific delication, in the electron charge, wit the electron charge whosely, e.g. the relection developed, i.e. the reproduct delication constant of silicon, e.g. the permittivity of the reprop spece, it. the Planch's constant. T. in the temperature, e.g. is a physical constant containing electron effective means and k. e.is the barrier target between the conductors barrier of silicon and delication instantes, and D., is the defect density before the instantes, and D., is the defect of the conductors barrier of silicon and delication instantes, and D., is the defect of the conductors barrier or silicon and electric instantes, and D., is the defect of the conductors and the conductors barrier or silicon for the conductors and the conductors are silicon for the conductors and the conductors are silicon for the conductors are silicon f

cell unusable in practical memory designs. 2.2.4.2 Insulator Material

The most widely used insulation material is SiO₂ in 1T1C cell implementations. SiO₂ is the fundamental insulator in all semiconductor integrated circuits, and its material characteristics have been thoroughly

examined. SiO₂ is a paraelectric material, i.e., the displacement charge deasity D is linearly dependent on the external electric field E and in which no spontaneous polarization P occurs (Figure 2.6). If E₂ and E₃ are the electric field strengths generated by the voltages which in the binsary



Figure 2.6. Displacement charge density versus external electric field in SiOn.

and the charge density on the capacitor O' is

logic-system represent log.0 and log.1 respectively, then the charge

amount that differentiates the logic levels, i.e., the charge storage capacity of the lTIC memory cell $Q_{\rm c}$ is

$$Q_{_{\mathrm{C}}}=(D_{_{\parallel}}-D_{_{0}})A_{_{\mathrm{C}}}=\Delta DA_{_{\mathrm{C}}}\,,$$

$$Q'_{a} = c_{a}c_{a}E$$

where A_c is the effective area of the storage capacitor plate and ΔD is the difference in charge density Increased Q_c may be obtained by the architection of materials with higher s_c than SiO, has at a given E. Higher

is and Q_1 makes promite to solute A_1 and, thereby, the size of the memory cell. Size netherical polyamenes in a honover, nor limited to the factor in current I_1 , and by the varieties in material context. If (1 the factor I_1 is a solution I_2 is the size of I_2 is a solution of I_1 in the size of I_2 in

Material	E-B	I ₀	В
SIO ₂	3.9	5.1 x 10 ^{-m}	17.7
Si ₃ N ₄	7.0	9.2 x 10 ^{es}	11.7
Ts ₂ O ₅	23.0	4.1 x 10 ⁻⁰	23.4
	SiO ₂	SiO ₂ 3.9	Si ₃ N ₄ 7.0 9.2 x 10 ⁴⁴

Table 2.3. Material parameters e.g. I₀ and B of SiO₂, Si₃N₄ and Ta₂O₅ insulators. (Source [21])

Most of the CMOS-applicable formedectric materials [23] have a provessible ground acceptable produced ground acceptable produced ground acceptable produced ground acceptable passes; provedectric, piezoelectric, and and acceptable passes; provedectric, piezoelectric and femodestrue properties. Form school passes are recorded by an applied external cleants for the case the reversed by an applied external cleants field E. With P and 6 fee displacement of them for the first produced acceptable positions.

In the ferroelectrics, which are considered to use in ITIC cells, $P>> c_LE$ and, therefore, D=P. P as a function of E curves a hysteresis loop, and the P(E) curve is nearly identical with the D(E) curve (Figure 2.7). In this curve, E, is the correive electric field where the not polarization reverses.



Figure 2.7. Polarization and displacement charge density versus external electric field in a ferroelectric material.

 $E_{\rm pl}$, and $F_{\rm pl}$, define the assumation point of the polarization, and $P_{\rm pl}$ is the resement sponteneous polarization that remain aligned with previous spitiod E. With the slopes of the D(S) curve the $\epsilon_{\rm pl}$ is nearly proportionally light values ones the phase-transition temperature $T_{\rm pl}$ (Figure 2.5). At the characteristic interpretar $T_{\rm pl}$ the proposition of the phase-transition to proposition $T_{\rm pl}$ (Figure 2.5). At the characteristic interpretar $T_{\rm pl}$ the material charge from formed-term $T_{\rm pl}$ the material charge from $T_{\rm pl}$

adequately chosen. T_a should be outside the operating temperature range of the memory so that the cell operates only in either para- or ferroelectric phase. In ferroelectric state the charge storage density Q_c may be obtained from the hystermia loop

$$Q_n' \approx D_{nav} - D_n \approx P_{nav} - P_n$$



regarded in Debt and Bellin

2.2.4.3 Parasitic Capacitances

In the implementations of memory cells, the use of CMOS processing causes to exist parasitic capacitances, which may significantly reduce the effectiveness of the storage capacitors. Dynamic memories of moderate bit capacities may use planar capacitors (Figure 2.9) in which the depletion




Figure 2.9. Storage and depletion layer capacitanous in 1T1C memory cells using lightly doped (a) and heavily doped (b) ailicon surface.

IAL CMOS Memory Circuit

layer in the afficient forms a social capacitance $C_{\rm cs}$ with the storage capacitance $C_{\rm p}$ is provide a reasonable $C_{\rm p}C_{\rm p}$ 5005 the depung concernation $N_{\rm p}$ under the expension place has to be adjusted Λ deping adjust concerns of the contract o

$$N \ge 1.5 \times 10^{-12} \frac{C_5 V_5}{\epsilon_5 \epsilon_6 A_1}$$

HereV, is the voltage on C_{ν} , ϵ_{μ} and ϵ_{ν} is the permittivity of the silicon and vacuum respectively, and A_{ν} is the surface area of the storage capacities which are formed between a pair of polyaliloon layer (Figure 2.10) make the design free from the constraint imposed on N.



Figure 2.10. Storage capacitance between polysilicen layers-

2.2.4.4 Effective Canacitor Area

To increase the storage capacitance $C_{\rm o}$, the extension of the effective area of the capacitor plates $A_{\rm c}$ has widely been used in CNOS formeries CNOS fabrication technologies allow to include processing steps to create treaches in the silicone built, to stack polyatilizon devices above transferse treaches in the silicone built, to stack polyatilizon strates. Making treaches and wirings, and to make course polyatilizon strates. Making treaches capacitives (Figure 2.11) [27] seems to be a cost-effective approach; but an




Figure 2.11. Trench-capacitor structure. (Extracted from [27].)

increase in processing complexity is necessary to control the uneven oxide-growths and lenkage currents at the surface of the trench. These phenomers in the vicinity of the trench are resulted of the various crystalonemations (Figure 2.12) which occur due to the oval or circular shape of the search on the silicon surface.

Substrate Figure 2.12. Crystal existations along the contour of an actual treach-capacitoe

Stack capacitors can most effectively be formed between polysilloco layers (Figure 2.13) [28], but the implementation of large capacitor plates above the access translators and writing may require high-temperature power of the circuits of the characteristics of the circuits placed under the capacitor.

The effective surface of the capacitor plates may also be enlarged by shaping grains, textupes or other forms of granuality [29] into the surface of the polysitione storage nodes. Granulation, of course, is the most effective in extending capacitance when the layers can follow each other's surface shape (Figure 2.14).

The most efficient silicon surface utilization may be achieved by designing memory cells, which can be placed in the area determined by the crossover of a minimum-width billine and a minimum-width wordline,




Figure 2.13. A stack capacitor formation. (Derived from [28].)



Figure 2.14. Granulation of polysilicon surface.

and it is diffusor, from each other contribited by the mariation-confinition specing (Figure 2.15). Desays as approach that minimum specing (Figure 2.15) are approached to inclinate the contribution of CMS transition. Departitions in the trips parameters a g., in devisionous and denis conjustices, solid treatment of the contribution of the cont




Figure 2.15. Efficient surface utilization




Figure 2.16. One-transistor-one-capacitor memory cell designs perpendicular to the silicon surface. (Derived from [210] and [211].)

applicability of 1T1C memory cells with structures perpendicular to the silicon surface. Yet, be mitigation of these transition-perameter degradtices is within the group of the CMOS technology, and the resulting improvements further strengthens the dominance of ITIC cells in CMOS memory designs.

2.3 DYNAMIC THREE-TRANSISTOR RANDOM ACCESS MEMORY CELL

2.3.1 Description

There examine (31) describe cells here applications is beingwast-circult which confidence. Cook Signility days and amounty functions, the days are identified under a feeding of memory-only dailys. IT memory cells the particular production which the appearance present production for the confidence of the confidence of

of a treatment MI store as a record of the property of the contract of the property of the contract of the property of the contract of the co




Figure 2.17. A directionalism memory con care

2.3.2 Brief Analysis

Write and read signals, which are generated in and by a 3T memory cell, may be characterized by exploiting the analogy between the 3T memory-cell operation and the charge and discharge of a capacitor C through a resistor R. The time functions of charge v_i(t) and discharge v_i(t) simple on C through R are well known as

$$v_{_{0}}(t)=V_{_{0}}(1-e^{-\frac{t}{T_{_{0}}}}) \ \ \text{and} \ \ v_{_{d}}(t)=V_{_{0}}e^{-\frac{t}{T_{_{0}}}}\;,$$

where V_s is the amplitude of the generator step-signal $V_sI(t)$ and T=RC.

In a XT memory cell, for write operations

$$V_o = V_{DO} - V_T (V_{BG})$$
 and $\tau = [R_{BW} + r_{ef}(t)] c_i(t)$

may be applied in the equations of $v_i(t)$ and $v_j(t)$, where V_{OP} , V_T and V_{SO} are the supply, threshold and backgate-bias voltages, R_{OP} is the resistance of the write-billine BW, T_{CS} is the time-dependent drama-notice resistance of transistor M2, and $c_j(t)$ is the time-variant storage capacitance. Similarly, for read normalions

$$V_{_{0}}\!=V_{_{\boldsymbol{P}\!\boldsymbol{R}}}+\Delta w \text{ and } \boldsymbol{\tau}=[R_{_{\boldsymbol{R}\boldsymbol{R}}}\!+\boldsymbol{z}_{_{\boldsymbol{R}}}\!(t)+\boldsymbol{z}_{_{\boldsymbol{C}}}\!(t)]c_{\boldsymbol{R}\boldsymbol{R}}\!(t)$$

may be used. Here, $V_{\rm R}$ and Δv are the precharge and the memory-cell generated voltages, $R_{\rm rat}$ is the read-biline resistance, $r_{\rm rat}(0)$ and $r_{\rm rat}(0)$ or the time-dependent drain-source resistances of vasculations MI and MA, and $r_{\rm rat}(0)$ is the time-various read-billine capacitasce, may be applied to approach $v_{\rm c}(0)$ and $v_{\rm c}(0)$.

For plassibility studies, in the examinations of both write and read signals all parameters $x_0(h, x_0(h, x_0(h, x_0)))$ and $x_0(h)$ may be replaced by that time-invariant consumprates x_0, x_0, x_0 and $x_0(h)$ that invariant parameters in the equations of $x_0(h)$ and $x_0(h)$, a crude approximation for Bennals for the rise- and full-times of the charge and discharge signals $x_0(h) = x_0(h)$.

The expression of levels, indicases that both finar work and real preprinters are obtained at the use of minimum size devices in a 37 dynamic memory cell. Minimum size wells and real necess transitions XII of the contract of the contract of the contract of the contract of the strong capacitance C₂ is limited mainly by the required imple event speat mamorary (Section 3.7). In the memory cell, can give incremed without the size-expression of device MI. Applications of minimum-size transition the size-expression of device MI. Applications of minimum-size transition devices within a 377 memory cell is important in improving both devices within a 377 memory cell is important in improving both reduced capacitances $C_{\rm BN}$, $C_{\rm ac}$ and $C_{\rm NL}$ despite the effects of the larger $R_{\rm BN}$, $R_{\rm R}$, $R_{\rm S}$, and $R_{\rm N}$, while parking density increases by the reduced surface area required for the constituent transistors. To further reduce surface area, 37 cells may be designed in stacked configurations, where the transistors are elacted configurations, where the transistors are elacted configurations.

2.4 STATIC 6-TRANSISTOR RANDOM ACCESS MEMORY CELL

2.4.1 Static Full-Complementary Storage

Static 6-transistor (6T) full-complementary memory cells are applied in memory deligins to satisfy requirements for short soccess- and cycloriums, high frequency data states, high frequency data states, low power disappoint, assistant heditasts, operation in speace, high-demperature, noisy and other extrems environmental. For the benefits in performance and environmental federates of Colls compressints cell-these and, shortely, packing dentities.




Figure 2.18. A static six-transistor full-complementary memory or

Yet, packing densities obtainable by the use of 6T cells are considerably higher than packing densities achieved by other memory cells which provide the name performance and environmental tolerance as 6T complementary memory cells do.

A static 6T complementary memory cell (Figure 2.18) latches a digital datase in a pair of eross-coupled CMOS invertees, which are formed of 4 trensistors, MN, MN2, MP3 and MP4, and uses a pair of access devices MAS and MA6 to couple and decouple the storage latch to and form other circuits. Both invertees in the latch as well as both access transistors are identical, and the layout design of the cell is mirror-symmetrical.

The data storage capability of this memory cell rests on the well known fact that a pair of complementary investors in positive-feedback, or as also called in latch, cross coupled, or Ecless-Forden configuration, have stable states. Feeling feedback exist in the operation region of this circuit where both the low-frequeny small-signal loop gain A, and the total phase-shift in the loop p₀ failfills the Barkhausen criteria [213] (Section 3.44).

$$A_L = A_1 \cdot A_2 = A^2 > 1$$
,
 $D_1 = D_1 + D_2 = 2D = 2\pi$.

where Λ_1 and Λ_2 are the gains and ρ_1 and ρ_2 are the phase angles of the first and second complementary inverters respectively. In a 6T memory cell the two inverters have approximately the same gain $\Lambda \simeq \Lambda_1 \simeq \Lambda_2$ and the same chase shift $\rho = \rho \simeq \rho$, therefore

$$A=g_{\alpha N}\,\frac{r_{\alpha N}r_{\alpha P}}{r_{\alpha N}+r_{\alpha P}}\ ;\ p=\alpha ...$$

Here, N. and P subscripts indicate n- and p-channel devices respectively, p. 19 the transconducture and rq. is the drain-source resistance of the devices when the circuit operates in the vicinity of the metastable state or of the flipping point. Voltages representing the flipping point. Voltages results at the stable states. V, and V, can conveniently be determined by the use of the normal v, = fliv, and mirrored v-greyly, voltage termsfer characteristics of

the inverters (Figure 2.19). The voltage V₁ may also be defined by a variety of different methods comprising the application of the (1) closed loop unity gain, (2) zero Jacobian determinant of the Kirchoff equations, (3) coincidence of roots in flip-flop equations, and the (4) inverters' resorter characteristics.




Figure 2.19. Normal and mirror input-output voltage characteristics of the inverters in a six-transistor cell.


In a pair of ecosecoupled inverters the pair of the stored voltage levels are able to return to and stay V_1 and V_2 as long as the amplitude of a latchesternal signal ΔV on either one or both of the storage nodes [S] and [S]

does not exceed V_1 , i.e., $N_i < V_i > V_{ij} < N_i > V_{ij} > V_{ij} > V_i > V_{ij}$ is the position supply and V_{ij} is the promise protein in practice, each of the voltages $V_i > V_i > V_i > V_i$ and V_{ij} , has a special of videos with determinable minima and maxima $V_i > V_i < V_{ij}$ and of $V_{ij} < V_{ij}$, when $V_{ij} > V_{ij} < V_{ij}$, where $V_{ij} > V_{ij} < V_{ij} > V_{ij}$, where $V_{ij} > V_{ij} > V_{ij} > V_{ij}$ is and $V_{ij} > V_{ij} >$

2.4.2 Write and Read Analysis


To write a datum his the cross-coupled lowester critical, the assess mannious MAA and MA and due there with respirable was to be place to provide artificiates white convent \mathbf{i}_1 and \mathbf{i}_2 to change $\mathbf{v}_1 = \mathbf{0}$ as $\mathbf{v}_2 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_4 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_3$ by any $\mathbf{v}_3 \cdot \mathbf{v}_3 \cdot \mathbf{v}_$

In the order equivalent circuit (Figure 2.21) a pair of High-current with building driven the integral denoting the image (considere write-making) building driven the integral driven) the image (considere write-making) driven and the consideration of the consi



access gate voltage variations.

with a flipping voltage $V_{sp}(V_{sp}V_{sp}(V_{sp}))2$ may be assumed. This $V_{sp}(V_{sp})$ divide the development of he signal amplitude on either storage node $S_{sp}(V_{sp})$ or $S_{sp}(V_{sp})$ in two regions. In the first region the generator or write-data signal weeks against the effects of the positive feedback, in the second region the positive feedback, as the second region the two regions are nearly equal, then the signal acceleration and development. Presenting that the two regions are nearned each other, and the presence of positive feedback may be a supplementation of the development. The option of the two regions can canned each other, and the presence of positive feedback may be a supplementation of the positive feedback may be an extended to the positive feedback may be a supplementation of the positive feedback may



back may be disregarded in a first order waveform estimate model (Figure 2.22). A transient analysis on this model yields the well-known exponential waveform on node [S] or [S] (Section 2.2.2), and from that the write-




Figure 2.22. Model discuit for first order estimation of write waveforms. switching time t_w, i.e., the fall time t_w and the rise time t_w of the signals

on nodes $\{S_i\}$ and $\{S_i\}$ may be approximated as $t_{i,y} = t_{i,y} \approx \tau_{i,y} \approx \tau_{i,y} \ln \frac{V_{i,y} - V_{i,x}(V_{i,y})}{V} + \tau_{i,y} \ln \frac{V_i}{V_i - V_i} + \frac{V_i}{V_i} \right\}$

$$T_{w_1} = [(r_{g_A} + R_{g_B}) || (r_{g_B} || r_{g_B})]C_5$$
 for $V_1 \le V \le V_{g_B} - V_{TA}(V_{g_D})$,
 $T_{m_1} = [r_{m_1} + R_{m_2})C_1$ for $V_{g_B} - V_{g_B}(V_{g_B}) < V \le V_3$.

Here, r_{ab} , r_{ap} and r_{ab} are the respective time-invariant equivalents of the fine-dependent $r_{ab}(0, r_{ab}(0))$ and $r_{ab}(0)$ desin-source resistances of the scores devices MA5 and MA6, p-channel devices MP3 and MP4, and n-channel devices MN1 and MN2; R_b is the billine resistance; and C_b is the time

devices MAS and MAO, perhamin devices MAY and vorsi, and necessary devices MAY and vorsi, and necessary mass of the services MAY in all with MAY R_0 is the brilliance invariant equivalent for the time dependent $c_0(t)$ strong node capacitance of the brilliance $c_0 c_0(t)$ perhamination of the time dependent $c_0(t)$ is relaxation to the brilliance is disconnected from the other circuits except from the accessed memory $c_0(t)$. After that $c_0 c_0 c_0^*$ is charged of tolkinged through the brilliance resistance R_0 and through the generator resistance R_0 of the memory $c_0(t)$. Most of the $C_0(t)$ calculated the elegant of the MAS access thresholds of the $C_0(t)$ calculated the elegant of the MAS access thresholds on the memory $c_0(t)$. Most of the $C_0(t)$ calculated the elegant of the MAS access thresholds on the MAS and MAS and MAS and MAS are the elegant of the MAS access thresholds and the MAS and MAS are the MAS are the MAS are the MAS and MAS are the MAS a

MAS and MA6 operate in the saturation region, and in each inverter one

device is turned on and operates in the triade region during the entire read operation. Thus, the read-signal generated on the brilline B or B myoconveniently be approximated by using a sample model (Figure 2.23), As discussed previously the read-switching time t_{to} fall time t_{to} and rise tites t_{to} can be obtained as

$$\begin{split} t_{\lambda} = & t_{ex} \approx t_{ex} \approx T_{A} \ln \frac{V_{ex}}{V_{ge}} \pm \Delta V_{k} \ , \ v_{ex} = \frac{V_{ge} - V_{ge}(V_{ge})}{2}, \\ T_{R} = & (r_{ex} + r_{ee} + R)C_{g} \ \text{or} \ T_{R} = (r_{dex} + r_{dex} + R_{g})C_{g} \ , \end{split}$$

where, $\Delta V_{\rm h}$ is the read-eagual awing on the bitline, $t_{\rm esc}$ is the drain-source on-resistance of the access device in the saturation region, $t_{\rm esc}$ and $t_{\rm esc}$ are the drain-source on-resistances of the p- and n-channel transistors of the invertees in the triode region.



Figure 2.23. Model circuit for read-signal approximation.

The equations for switching times is, and is, clearly indicate that the dains-source on emissions of the access devices about be small for both fast white and quick road operations. Neverthelens, a fast write requires small latch transfersor which powerly earther high distin-source resistances, while a quick read calls for wide latch-transistors with little drain-source receivances. Wide latch transistors improve operation and policy of the property of the contraction of the property of the contraction of the property of margins, radiation handness and tolerance of other environmental affects also, up to the limitation imposed by interessed drain-source headge currents. Yet, any increase in any transistor size can expand the silicon surface area of the memory cell, may oppose the conditions for mondestructive read-out, and a number of other design objectives.

2.4.3 Design Objectives and Concerns

The design of the constituent transistors of a 6T static memory cell should approach objectives and satisfy contradictory requirements (Table 2.4) which are similar to those of the ITIC cell design (Section 2.2.3). To angrough the objectives for a 6T cell the design can vary both the width W and length L and, thereby, the aspect ratio W/L in the gain factor β of the individual transistors. Principally, the quotient of the gain factors $\beta_i = \beta_A/\beta_V \approx \beta_A/\beta_V$ where indices A, N and P mark access, pull-down nchannel and pull-up p-channel transistors, have to be designed to assure safe write and nondestructive read operations. Usually, a 6T cell design with \$, =0.35 allows for the use of a single gate voltage V.=V., on the access transistors for both write and read functions. Facilitating conditions for safe and quick writes by Vo > Von is not recommended because of increased hot carrier emission, device-to-device leakage currents, eventual transistor punch-through, instability and breakdown phenomena. Minimum transistor sizes with B. =1 may be designed at the application of midlevel precharge, low-ourrent sense amplifier and high-ourrent write amplifiers. Application of a particular threshold voltage to the access transistors, that is higher than the threshold voltages of the other translistors in the memory cell, is also a widely used method to circumvent the write-read paradox. Higher threshold voltages in the access transistors result in decreased subthreshold leakage currents and, thereupon, in increased noise margins, and allow for higher number of memory cells connectable to a single bitline. The static noise margins in 6T memory cells can be designed by altering the transistor aspect ratios W/L-s and the device size ratios \$3.-s and, occasionally, by varying threshold voltages and other device parameters.

122 CMOS Memory Circuits Objectives

Small Surface Area
 Many Colls on a Philine

(3) Large Operation surgains	Siller	renge
(4) Nondestructive Read	Small	Large
(5) Speedy Read	Large	Large
(6) Fast Write	Large	Small
(7) Low Power Consumption	Small	Small
(8) Particle Impact Insensitivity	Small	Large
(9) Radiation Hardness	Small	Lergo
(10) Environmental Tolerance	Small	Lerge
Table 2.4. Objectives and requir	rements in transistor	sizes

Access Latch

Devices Devices

Small

2.4.4 implementations

The rillion surface area of 5T memory cells, in planar designs, may be overfy large to enerc objectives in packing density and performance for a representative CMOS memory. To improve packing density and speed performance, numerous CMOS processing technologies feature trends on the control of the

pospectical control materials γ_{ij} as purpose particularly control materials γ_{ij} and γ_{ij} and

Furthermore, the nonlinear current-voltage characteristics of the parasitie diode-lake devices (Section 6.3.4), which may occur as a result of combining P* and N* doped materials at junctions of n- and n-channel transistors, have to be considered in the circuit design. This and other three-dimensional designs of 6T memory cells, of course, require increased complexity in the CMOS fabrication technology. Nevertheless the potential to provide large bit-capacity static memory chips, fast memory operations and high manufacturing yields, exceedingly outweighs the augmentation of the fabrication complexity.




Figure 2.24, Stack-transistor implementation, (Derived from (2161.)

An increase in memory circuit complexity is also required for the application of static memory cells. Namely, in memory cells selected by an activated wordline and connected to unselected billings, the stored data may be altered by the combined effects of the precharge voltage, coupled noises, and leakage currents of the memory cells connected to the same bitline. To avoid data scrumbling in cells connected to the unselected bitlines, the application of bitline loads are needed. These loads are counted to the bitlines when the precharge is completed (Figure 2.25). In this exemplary bitline-terminating circuit, the serially connected transistor

pairs MN9-MP11 and MN10-MP12 set as bittine load devices. MN13 and MN14 are the bittine-select or column-select transistors. Transistors MN16 and MN17, in parallel configuration, determine the precharge voltage V_N = V_{EO}-V_{EO} (V_{EO}), and during precharge MP20 assists to equal-




Figure 2.25. A bitline terminating circ

inc the voltages on the bitties B and B. A peccharge of B and \overline{B} occurs when devices MP18, MP19 and MP20 are turned on by impulse γ_{ij} is simultaneously with the activation of MN13 and MN14 by bittine-select impulse γ_{ij} . At the same time, in the unselected columns γ_{ij} disallows the proctarge and data transfer, and connects load devices MN9, MN10,

MP11 and MP12 to the unselected bitlines. The separation of the loads from the selected bitline improves the sensing speed and the operation margins, while the bitline selective precharge greatly reduces the power discirction of the memory and decreases the substrate currents and the emission of hot-carners. Less hot-carrier emission results higher reliability in monory operations.

To provide fast read operations not only the sensing and read circuits, but also the precharge of the bitlines must be quick. Speedy precharge requires high B with W/L >10 for devices MN16, MN17, MP18, MP19 and MP20. Yet, minimum size load devices MN9, MN10, MP11 and MP12 may be sufficient to prohibit data alteration in the unselected bitlines. Since in this circuit bitline-select transistors MN13 and MN14 are coupled to the precharge devices and to the bitlines in series configuration. the B of the device pair MN13-MN14 should be about as large as the B of transistors MP18 and MP19.

2.5 STATIC FOUR-TRANSISTOR-TWO-RESISTOR RANDOM ACCESS MEMORY CELLS

2.5.1 Static Noncomplementary Storage

Static noncomplementary four-transistor-two-resistor (4T2R) memory cells are used in memory designs, typically in RAMs, to combine high racking density with short access and cycle times and with simple prollection in systems. Applications of 4T2R cells allow for obtaining memory nacking densities which are between those attainable by designs based on dynamic 1T1C and static 6T memory cells, and which are comparable with designs using dynamic 3T cells. The access and cycle times of memories employing 4T2R cells, however, are much shorter than these obtainable with 1TIC cells and somewhat longer than those performed by memories desurged with 6T cells. For long-term data storage 4T2R cells do not need refresh, but in the cells the stored data can be unset by charged atomic particle impacts and by other various environmental effects with much higher probabilities than the data stored in 6T memory cells

The static 4T2R memory cell (Figure 2.26) is a noncomplementary variation of the elementary circuits which use a symmetrical pair of inverter in politic feedback configuration for storage, and asymmetrical pair of transmission devices for access. All active elevices MNI, MNI, MAS and MAM are uniformly other are or perhaust devices, and the inverters are implemented as transition-resistor compounds MNI-RS and MNI-RS.




Figure 2.26. A static four-transistor-two-resistor memory cell circuit with leakupe currents.

Resistors R5 and R6 are applied, primarily, to avoid loss of data, i.e., compensate the effect of leakage currents I_G and I_G on node potential V., when both access devices MA3 and MA4 and one of the driver transistors MN1 are turned off, and to balance Io and Io when MA3, MA4 and MN2 are turned off. Here, L., + L., - L., + L. : Is assumed With I. and with an allowable Ve the maximum resistance R=R5=R6 can easily be determined. In practice, the maximum applicable resistance R, however, is greatly influenced by ΔR which amounts the variations of R:

$$\Delta R = \Delta R_{pr} + \Delta R_{T} + \Delta R_{E} \,, \label{eq:deltaR}$$

where resistance-variations ARen, ARe and ARe are functions of the ocessing technology, temperature and environments including the effects



Figure 2.27, Specific resist and laser annealed polysilic

of radiasetive nationine, homisticy, and others. Usually resistors. It is implementated in polythions, and the influence of the CMOS processing schools(eps, specifically the amending-control, dominates the magnitude of the (Figure 227). A large AR, as in special and furnishment of the reader 4718 cells unsubsite that in high standby covering and concerning reader 4718 cells unsubsite that in high standby covering and concerning countries of the concerning the concerning and the concerning and particular that the concerning the concerning and the concerning and the concerning the concerning the concerning and the finetical content of 4728 memory cells.

2.5.2 Design and Implementation

same bitting

By all means, CMOS processing technologies should minimize drainsource leakage currents in all the transistors of a 4T2R memory cell. Yet, when either transistor pair MNLMA3 or MN2-MA4 are off, the leakson currents must have certain ratios L./L., and L./L., to keep the storage nodes on potentials which provide adequate noise margins. In/In and In/In may he altered by the variation of device sizes and, thereby, by the sain factor quotients $\beta_q = \beta_1/\beta_2 - \beta_2/\beta_2$. In usual designs, $\beta_q < 0.4$ and a resistor current $l_1 \le 0.1 l_1$ are needed to keep the storage node of $0.1 l_2$ the descrivated access and driver transistors on the required potential. These requirements in 8. and I, contradict the conditions for sufficient noise margins on the storage node which is connected to a driver transistor either MN1 or MN2 that is turned on (Figure 2.28). The disagram shows that a B>2 is required for an acceptable noise margin, and that at higher cell-supply voltage V.,. larger static noise margin Voy is obtainable. To provide acceptable noise margins in both the on- and off-side of the 4T2R cell and to avoid paradoxical B. requisites, the threshold voltage of each driver transistor MN1 and MN2 are often set higher than the threshold voltage of each access device MA3 and MA4. Subthershold currents in MA3 and MA4, nonetheless, must be small to assure sufficient operation marvins in the sense circuit (Section 3.1.3) and to allow the connection of a high number of memory cells to the

In 4T2R memory cells R5 and R6 provide the functions of the p-channel devices MP5 and MP6 employed in 6T memory cells (Section 2.4), thus $R = R_c = R_c = r_{co} = r_{co} = r_{co}$ may be used in the equa-



Figure 2.28. Noise margin versus device tions for A_L, t_m, t_g and t_g. Because R is large in comparison to the drain-

source on-resistance of devices MN1 and MN2, and because the invertors or mirror-symmetrical, the Barkhausen-criteria for positive feedback can easily be satisfied. Furthermore, because the R-s are high, above the flipping voltage V, the effect of the positive feedback is little; and a small write current can rapidly change the information content of the 4T2R memory-cell. During a write operation the low resistances of the writebuffer output and the access device connects parallel with R, and one of the drive translator MN1 or MN2 is turned off. At a read operation the onresistance of either transastor pair MN1-MA3 or MN2-MA4 alters the precharge voltage and the current on one bitline significantly, and insignificantly on the other bitline. The more significant change is rapidly sensed and amplified by the sense amplifier, and the datum stored in the memory cell remains unchanged.

Most of the 4T2R memory-cell designs use polyailicon load resistors R5 and R6 and place them over the transistors [217] similarly to the three

dimensional design of the 6T memory cell (Section 2.44). This tree dimensional placement of constituent elements requires at least two, but must often three, polysilions layers. Conveniently, the third layer may be applied to extend the storage node capacitances C, and C₂, High C₁ and C decreases the inherent susceptibility of 4T2R cells for the effects of charged storage layers.

The application of 472R neurony cells in many necessitates the two fined devices in percent data-less in the accessed cells which are tied tenselved billions. In the witnessed equivalent circuit (Figure 22) are complete in load devices MN9 and AND10 and prechange devices MN16, MN17, MN18, MP19 and MN10. Translature of the MN13 and MN16 provide billion sections, MN7 and MN16 are applied to write combine and the other transistors and the two resistors represent to 472R cell.

Traditionally, 4T2R memory cells can be designed to occur considerably smaller silicon surface area and to perform faster writ operations than 6T memory cells do. Nevertheless, three issues, (1 stacked device configuration. (2) single event upset rates, and (3) nois margin considerations, may dwindle the size advantage and, somewhat the write-speed benefits of the 4T2R cell over the 6T cell. In stacks device configuration, both the 4T2R and 6T cells may be designed to tak proposimately the same area (Section 2.4.4). Furthermore, the are requirements for the 4T2R memory cells may be increased to satisf requirements in single event unset rates by enlarging storage-rod capacitances (Section 5.3.3), and to provide 6T-cell-equivalent pois margins by augmenting the device-size ratios. 4T2R memory cells ar prone to the effects of atomic particle impacts, because of their inherently small conscitueers and large load resistances. Large load resistance reduce the achievable highest voltage on the cell node, and the reduction makes also the noise margin for log.1 smaller.




Figure 2.29. Write-read equivalent circuit in an SRAM de

2.6.1 Read-Only Storage In a read-only memory (ROM) cell, data can be written only one time.

during its life-time. (As contrasts, in so-called morrammable read only memory PROM cells, the stored data can be determined by the end-user, and with the exception of fuse and antifuse cells, PROM cells may be programmed more than once.) ROM cells may be applied in all random access, sequential and content addressable memory designs. Yet, in the common use, the denomination ROM implies random access operation. and eventual other access modes are expressed by added attributes. e.e. securential ROM content addressable ROM Commonly. ROM-cells are employed in control and process program stores, look-up tables, function generators, templates, knowledge bases, etc., and in general implementations of Boolean and sequential logic circuits. Most ROM cells used in CMOS memories operate in binary logic system, but an increasing number of CMOS ROMs exploits the benefits multiple-valued nonbinary memory cells.

A ROM cell [218] in CMOS technology is as simple as a single n- or

the one-time writing or programming is a part of the fabrication process, the cell holds a datum for its life-time and can be read arbitrary times

p-channel transistor. In the one-transistor (IT) ROM cell the gate of the transistor serves as the control electrode of an access device, and the single transistor combines both access and storage functions. To binary applications, the transistor can be programmed to provide either a normanently onen circuit in NOR configuration (Figure 2.30), or a permanently low-resistance circuit in NAND configuration (Figure 2.31). In both configurations, transistors MPi and MPj are applied for precharging and for compensating leakage currents, or for forming resistive leads in the NOR and NAND arrays. A NOR array of n-channel ROM cells requires a high voltage, e.g., the supply voltage V100 to select a wordline, e.g. W., while all other wordlines are kept at ground potential V.,=OV. The selected W turns all effected unrecognized transisters on but the programmed ones provide very high resistance; between the bitline, e.g. B., and V.v. As results, the bitline B, with the programmed cell




Figure 2.30. Read-only-memory cells in NOR configuration.

remains on high voltage, e.g., $V_m \approx V_{res}$, and bithings with uncrearamn

cells get daschtarged sword $V_{co.}$ in NAND arrays of a chunnel ROM cells be adsected wordline. We is brought to a two potentials, e.g., $V_{co.}$ and all the unselected wordline remain on a high potential, e.g., $V_{co.}$. The selected $W_{co.}$ must be appropriational transitions of White bill other cells have low define source resistances. Thus, the potential of the billine $B_{co.}$ that is expected to a popularisation cell, switches to $V_{g.}$ from $V_{g.}$, while billines $B_{co.}$ that is expected to a popularisation cell, switch to $V_{g.}$ from $V_{g.}$, while billines with supportant cells had a high potential. This high potential could be approximated to the source of the second of the second could be a supportant of the second could be approximated to the seco



and the same of th

2.6.2 Programming and Design

In both NOR, and MAND type of arrays the ROM cells may be programmed by swipping the threaded vollege. V of the trensities in the cell. Conveniently, V₂ may be programmed by implanting different to done and the channel respons, or my shelinger for code thickness above the channel. Moreover, code indusion between the beliefen and the transitiester of the contract of the contract of the contract of the programmed of the contract of the contract of the contract importance of such requirements an highly reliable operation, high yield, and the possibility of programming in the final phones of the CMOS fabrication process. Programming near the end of the processing allows delivery of ROMs in short turn-around times.

The LT ROM cell can also be represented to store data in multi-level forms by using a multiplicity of threshold voltages. Multiple-level circuits have much smaller operating and noise margins than hinary circuits do. Nevertheless, the development of sense circuits to detect signals with very small amplitudes (Sections 3.3-3.5) and improvements in processing technologies to decrease variations in threshold voltages and in other parameters, make designs with multi-level ROM-cells feasible. A fourlevel ROM storage e.g., needs three threshold voltages V₁₁, V₁₂ and V₂₁ which can be programmed in three ranges ΔV_{rr} , ΔV_{rr} and ΔV_{rr} in practice (Figure 2.32). ΔV_{vv} divides the voltage region $V_u = V_{vv} \cdot V_{vv}$ into an upper and a lower part, while ΔV_{12} and ΔV_{23} subdivide each of both parts into upper and lower perts too. At read, the stored datum is compared to ΔV_{11} first, and then either to ΔV_{12} or to ΔV_{13} depending on the outcome of the first comparison. For the level comparison, either three sense amplifiers or one sense amplifier with three switchable reference levels, or three precharge voltages, or a combination of these techniques, can be used. A variety of level-detection techniques may be borrowed from analog-to-digital A-D converter circuits [219].



Figure 2.32. Threshold voltage ranges for four-level ROM storage.

IT ISON cell based describe may be uniposed and absigned by the appearant and methods and for readmen center memory cell (Section 2.5) are requirement and methods and for readmen center memory cell (Section 2.5) are requirementally in the center of the c

2.7 SHIFT-REGISTER CELLS

2.7.1 Data Shifting

Shift-register cells are applied in sequentially accorded remonster to provide very the write and and dam rans. Fars shift register operations, however, or obtained as the exposure of high power distinguishion and low the activated same from the suppose to the company, and each soldcrared dams not dan set has a unique time delay from an orderince time point. For our and manner dams, a subti register cell (Foreign et al. 2014) provides register to be a subtiliar to the subtiliar to be subtiliar to signal with two distinct planes, two access or transmittent devices, from signal with two distinct planes, two access or transmittent devices, from the subtiliar transmittent of the subtiliary transmittent of the conligion of the subtiliary transmittent of the subtiliary state of the subtiliary transmittent of the subtiliary state of the subtiliary stat

During a first phase, transmission device TRI is brought to conductive state by impulse ϕ , and TRI transfers a binary datum into the first storage element SEI. The signal that respects at a datum may be attraumed by the transfer, and a signal amplifier AI can be applied to recover the datum for a conscouract shift. Furthermore, AI ensures the direction of the datum



Figure 2.33. Generic shift-register cell composition.

shift by providing a forward amplification A>>1 and a reverse amplifi-

eation A-S-I. For the time of a first date transfer, storage and sneplification, transmission driver IR2 is termed off. In a second plane, impulse 19, turns TR2 on, and impulse 6, deset/vates TR1. Thus, TR2 separates orange and amplifying clements IS2 and and A if from the proceeding stage, and the datum stored in SE1 is transferred through A1 and TR2 to torage densemt SE2 and emplifier A2. Circuit completes TR1.5E1.A2 and TR2.5E3.A3 and TR2.5E3.A3 are consistered as the two balves of a single shift register ange or shift register cell.

The structure and the operation of a shift register indicate three importest issues, 17 he had on the output of each half-self is instintinum (grazor = 1) resulting is very quick date white, (2) One half of all shift-output of the shift of all shift of all

Fest sequential, buffer and specialty memories, e.g., FFOo, LIPOs, register-files and comparable associative memories, benefit montly from designs with shift-register cells. Reasons access and specialty memory designs also employ shift registers as supplemental circuits, e.g., in signal multiplexers, prailed-orial and serial-parablel covererers and timing personners in serially accessed memories the use of shift-register cells is limited to rather moderate bit-capacities by the excessive roover.

distipation P. Piercrasses with the operating frequency [1, test charged and including classification. C and voltage series W. Le. P. P. COV, and thicked captures of the control of the control of the control of the thicked, currently low power distinguistion and very high operational specital high packing distingtion can be combined by the use of alth-register cells in shuffle memories. (Section 1.3), Shuffle memory designs allow for experimental control of the COSE implementation of glid register cells are excloid the COSE implementation of glid register cells are excloid the

wallability of both n- and y-channel devices, and the very large large that conjusted resistances of the MOS transfors. The alternating use of n- and y-channel transmission gates, eliminate the need for and y-channel transmission gates, the second of the most property of the second property of the

2.7.2 Dynamic Shift-Register Cells.

In the widely applied CMMS dynamic interactions with register (of Sign Cd) (Figure 2.54), the transmission observes are formed of a single - and a single --denoted transition, the data are inseed in the single - and a single --denoted transition, the data are inseed in the single - and - are single --denoted --d

direct-current paths between V_{10} and V_{15} during the transient times of clock sizeal \hat{a} .




Figure 2.34. A dynamic six-transistor shift-register cell.

By the application of two clocks Φ_1 and Φ_2 with a voltage neglitude $V_1 = V_1 = V_2 = V_3 = V_3$. But $\Phi_3 = V_3 = V_3$

To obtain full voltage swings on the inverter inputs at the use of petament transmission devices, a more negative than V_{g_0} is needed, i.e., $V_s < V_{g_0} + V_{g_1} V_{g_0}$. The generation of such negative V_s requires the application of an extra isolated n-type well in the substrate, and that is usually not noblibitive for shift free item implementations.

140





Figure 2.35. A two-phase dynamic shift-register cell.

The dynamic eight-transistor shift-register 8T SR cell (Figure 2.36) provides very high speed operation without the need for elevated voltages for clock impulses. No threshold voltage drop appears in this circuit, since both the transmission devices MN1-MP2 and MN5-MP6 and the inverter transistors MN3-MP4 and MN7-MP8 are complementary pairs. Furthermore, the full voltage awings which occur on storage capacitors Cu and Can degrade very little, because in this circuit configuration the effect of the charge redistribution is minimal.

Charge distributions may significantly reduce data signal amplitudes in a formally different but functionally equivalent half shift-register cell (Figure 2.37) where the transmission gates MN1 and MP2 are connected to the power supply poles Vo. and Vos. At the time t. devices MN1 and MP2 are turned on by impulse ϕ and $\overline{\phi}$, and the voltage $v_{ex}(t)$ on capacitor C_{it} is $v_{ci}(t_i) = V_{ss}$. At t_i , the voltage $v_{ci}(t)$ on capacitor C_{it} raises to $v_{co}(t_i) = V_{me}$ At t_{co} voltage $v_{co}(t)$ is switched to $v_{co}(t_i) = V_{me}$, device MN3 is turned on, and all other transistors are in high impedance state. Between



V--



Figure 2.37. Charge distribution effect in a half shift-register cell

 t_1 and t_2 , the highly conductive MN3 allows a charge redistribution on capacitors C_{12} and C_{30} and at t_1 the voltage $v_{c2}(t)$ reduces to

$$v_{\rm cr}(t_{\rm s})\approx \frac{C_{\rm sc}}{C_{\rm gc}+C_{\rm sc}}V_{\rm cc}\ , \label{eq:vcr}$$

Similar voltage swing degradation may occur due to the charge redistribution on capacitor C₁₂ and C_p.

In the dynamic four-transistor-two-diode shift-register (4T 2D) SR cell

[220] (Figure 2.38) both the charge redistribution and the direct conductance between supply poles are avoided by the application of two pairs of control impulses \$, - \$, and \$, - \$,. All the four control signals \$,. φ, φ, and φ, can easily be generated from a common system clock φ. At a data shift operation, 6; charges C₅; to V₄ = V₆₀ through diode D3 if C₁₁ stores a low voltage Vet < Vree or through devices MN1, MN2 and D3 if C., is on a high potential V.>>V... Supplementation or paralitic canacitance C. is also charged to V.=V., because clock 6, turns transistor MN2 on. Both transistors MN1 and MN2 are conductive after the appearance of impulse ϕ_i if $V_{g_i} > V_{rec}$, thus MN1 and MN2 discharges both C_{g_i} and C_{g_i} If $V_{g_i} < V_{rec}$ then both capacitances C_{rec} and C_{ui} remain charged to V. = V... because transistor MN1 is turned off and diode D3 is reverse biased. The other half of the cell MN4, MN5 and D6 is controlled by clocks of and on and operates as described for the half-cell MN1, MN2 and D3. For the implementation of diodes D3 and D6, CMOS processing technology is required. At some compromise in shifting speed, MOS devices may replace the diodes.

All dynamically openning CMOS shifter-gighter cells note data or capacitation from of charge pockets. Doe to leakage correst the amount of stored charges change, and the voltages which represent data, get correpted (Section 2.21). To prevent data deepandation of toos, dynamic shift-registers must operate faster than a minimum shifting rate, and during a long term data among the indeciments saved in the cells must be periodically refreshed. The required time, period far refresh may be cells. Refrish corresponds to the control of the cells of the cells could be controlled to the control of the cells of the cells of the cells. Refrish corresponds in shift-register based memories are you winnight.

by connecting the input and the output of a shift register the stored data can completely be recycled during the storage time and also at write and read operations.




Figure 2.38. High-speed dynamic shift-reguter cell with diodes. (After [220].)

2.7.3 Static Shift-Register Cells

CMOS static shift register cells can combine permanent data without requirements for data-recycling, with very high speed data-shift operations. Seven-transastor static shift register (7T SR) cells (Figure 2.39)

Figure 2.39. Static neven-transistor shift-register

employ a single feedback transistor MFT or MNT to feem a data batch with devices MN2, MP3, MP40MH4, MNS and MP6. When the feedback device MP1 or MNT is stemed off, the TT SR cells operate as dynamic shafter-egister stagges (a. When MP7 or MNT is brought to a highly conflactive state by clock ϕ or ϕ ₀. TT SR cells store the data in the cross-coupled invertex permanently.

If permanent data storage in each half-cell is required, the number of transistors per shift-register stace has to be increased. A twelve-transistor shift register 12T SR cell (Figure 2.40) corresponds to two cascaded 6T rendom access memory cells. In this 12T SR cell, transmission gates MP6




Figure 2.48. A static twolve-translator shift-projeter cell. and MP12 make the link for positive feedback when devices MN1 and bin7 are turned off by clock signals \$\phi_1\$ and \$\phi_2\$. Feedback devices MP6 and MP12 may be replaced by resistors R6 and R12, as it is exemplified in the pen-transustor-two-resistor shift register 10T2R SR cell (Figure 2.41). Here, the higher the resistances R6 and R12 are, the faster the data shift operation is. Yet, in this shift-register cell the maximum resistance for R6 and R12 is limited by the required immunity against the effects of atomic perticle impacts (Section 5.3) and by the leakage currents flowing through devices MN1 and MN7. Here, the alternating application of n- and pchemiel transistors, rather than n-channel transistors only, as transmission gates MN1 and MN7, makes possible to use a single clock \$ for two-chase control. The use of a single control clock and resistive feedbacks allows

for 10T2R SR cell designs which require considerably smaller silic surface area than 12T SR cell designs need




Figure 2.41. Static shift-register cell with feedback resistors.

For the analyses, designs and implementations of the dynamic and

static thin register cells described here, the techniques which are presented in the discussion of the dynamic and static random-access memory cells (Section 2.2-2) can be adopted.


2.8. CONTENT ADDRESSABLE MEMORY CELLS.

LO CONTENT ADDRESSABLE MEMORT CELL

2.8.1 Associative Access

Contest addressable memory (CAM) or essociative socces sells are defined industrial elements of ell-gradel associative memories, and of many in coche and other data-associative memory devices. Memories saulge CAM of the view yell-gradeline in congenities a solicity discovering, or address to the contract of the contract of the contract of the contract industrial contract of the contract of the contract of the contract industrial contract of the contract of the contract of the contract contractive, and a metabolism give designer of milastry. Rendering the contractive, and are addressing the designer of milastry. Section of the area then CAM cell implementations du. Thus, the application or KAM cell implementations du. Thus, the application of the contractive data and the contractive d associative data search is noncritical, e.g., in word-parallel-bit-serial and bit-serial-word-parallel CAMs.

A CMOS CAM-cell combines a complete RAM cell with a one-bit digital comparator stage (Figure 2.42). The RAM cell includes a storage and one or more access elements, and the digital comparator comprises logic water




Flame 2.42 Contest-addressable-ma

that can provide an XAND, XOR, XNOR or XNAND function. To the logic gate, the input variables are the true and the complement values of an argument datum B and B and the true and the compelement values of the

sured bit is all 5. In the companies gain, It and B are companies who is and 5. and the resulting makes or arimatish is copied on an incorregulate title. Let a unimmegates of a set of CAM etch indicates whether the data related to the control of the control of

2.8.2 Circuit Implementations

In the instruminos content addressible memory 107 CAM and [Figure 2-40], mensione 95M, 1000, 2009, 3 MM, 950 of abb/0 from a statis it deviamities readous norm somety of 190Add cell, and device a statis is deviamities readous norm somety of 190Add cell, and device a statistic part of 100Add cell, and cell of 100Add cell cells remainster part bMANG-604 of 80AbAG016 in the bose-elization entire, the cell of 100Add cell cells remainster part bMANG-604 of 80AbAG016 in the bose-elization entire, the cells of 100Add cells cells



In an eight-transistor-two-resistor 8T2R CAM cell [221] the p-channel

In an eight-transister-two-resister 8178 CAM cell [221] the p-channel devices MP3 and MP5 of the cross-coupled invertices are replaced by a pair of resisturs R3 and R5 (Section 2.5). Resistive loads, rusher than settive loads, my allow for cost enduction in manufacturing but degrades read performance and environmental tolerance including the immunity against the effects of high temperature, storonic particle impacts and redoscrive

radiation

Operational speed and environmental tolerance are used for bounding inciding density an immediate space sits in the four transistor-one capasitor of TAC CAM cell (Figure 2-46) [222]. In this CAM cell transistor-one capasitor para Mel-12, cad ad MP-3-C form used spaces in contrastitors of the cell contrast contrast of the cell contrast co




Figure 2.44. A dynamic content-addressable-memory cell. (After [213].)

The detailed operation, analysis, design and implementations of CAM cells are obtainable from those discussed previously for random access memory cells (Section 2.2-2.5) and from the theory and design of CMOS looks circuits.

2.9 OTHER MEMORY CELLS

2.9.1 Considerations for Uses

An abushness of memory cells may lead color to returns origing for An abushness of memory cells may lead of lower and environment of the color of

Innovations and research works in memory-cell technology are directed to improve memory packing details, performance and environmental tolerance. Revolutionary memory cells may result in broad changes in the semiconductor technology. Most likely, however, the anti-stream CMOS memory technology will apply producentanelly 17TC and 6T

memory cells also in the foresceable future, white an increasing share of

2.9.2 Tunnel-Diode Based Memory Cells

Tumerling or defin-dopped dioden applied as stocage elements [224] can combine very first operation, combining to fine-time in high-temperature and radiation-hardened environments, very high packing density and state attempt. Temped diode based CAOS memory cells (Figure 2-45) stoced data to strange. Temped diode based CAOS memory cells (Figure 2-45) stoced data by using stable quienceut operation points, e.g., \S_2^1 and \S_2^1 in the two




Figure 2.45. Tunnel-diode based memory cells. (After [224].)
positive-resistance regions of the ourrent-voltage I-V characteristics of the

possure-restance regions or the current-vottage I-V characteristics of the dioded D2 (Figure 2.46). A quiesced operating point, that occurs in the negative-restitance region of the I-V curve, e.g., (S), is unstable, because an intermental raise of voltage across the diode reduces the current through the diode, and a voltage decrease enlarges the current. To provide bitable storage in diode D2, the resistance of the load device R3 or M7; has to be fitted into a rather small domain. Access device MN1 must be able to provide sufficient diode currents, i.e., | 1, 2 | at | x, and | 1, 2 | at | to flip the circuit from one stable state to the other one. Here, I, and I, are peak and valley currents, V., and V., are peak and valley voltages in the diode 1-V characteristics. Resonant tunnel diodes [225] may exhibit more




Figure 2.46. Correct voltage characteristics and lead curves for a turnel-diode. than one negative resistance regions (Figure 2.47) which make possible for multi level data storage. In memory cells which apply tunnel diodes, data can be switched very quickly because the negative resistance greatly reduces the time constant that amounts by the operation of the memory cell 7. (Section 2.2.2) in the memory cell. Moreover, these memory cells are inherently amenable to operate in high temperature and radiation environments, since turnel diodes are implemented in highly doped material and the percenture change in the doning concentration of the turnel diodes is little in extreme environments. Sizes of tunnel-diode based cells may be competitive with the sizes of dynamic one-transistor-one-capacitor cells. Namely, the load and diode devices can readily be placed under and above the access transistor by the exploitation of the technologies which are available for dynamic and static RAM-cell fabrications. Memory cells using cannel diodes do not need data refresh, but may require considerable stand-by currents for static data storage. Eventual cell current reductions are limited by the diode-parameters [I, I, V, and V, as well as by the required active marginar requirements, load-device characteristics and sense circuit operation.



Figure 2.47. Current-voltage characteristics of a resonant turnel-diode (After [225].)

2.9.3 Charge Coupled Device

Charge couple drivine (CCD) based CMOS sequential remotives and be implemented in very high packagin demantias and perform high pains and coupled dare rates. CCDs, e.g., [258], since data as minority-currier charge semiconductor material (Pigraz 4-28). The potential verile are created by the electric fields of the pates, and the strength and contrave of the electric fields can be controlled by clock implants tompted on the gates A minnum of two ciccles 4, and 6, makes possible to move the charge pocieties in the controlled of the properties of the controlled of area because only two overlapping gates and no drain, source and contact are required for its implementation. The lack of drain and source electrodes reduces passaitic capacitances and provides fast shifting operation. To flexibite shifting operation, nevertheless, all gates in the entire CCD memory have to be chauged and discharged by impulses 6, and 6, within a single shift poriod, which results high operating power consum-




Figure 2.48. A charge-coupled-device structure.

juin. In CCDs data have to be periodically refreshed, and downscaling of feature sizes increase the susceptibility of the acceed data for the efficiency of the control of

$$\eta = \frac{Q_1}{Q_{1-1}} = 1 + i$$

when Q and Q, we be chegoe amount in well a sel in well r_1^2 and r_2^2 in the trusted is refilicate. Trained (Editories the limit for θ α unitary radius of CCD argue that may be exceeded without amplification, and they lend to decrease with transmitted deed frequencies, Operation as thigher of CCD argue that the properties of the properties of the contraction of the contracting contracting and the contracting contracting and the contracting contracting and the contracting contraction and the collection between the number of interface traps, by commercing potential slops ratio clearly with the contracting contracting and the contracting contracting

2.9.4 Multiport Memory Cells

Multiport memory-cells are employed to accommodate simultaneous or parallel write and read operations. Parallelism in computing and data processing system greatly increases the data throughput rate. Multiport memory cells [228] which stores a single datum, may include two or more access devices MAI-MA4. The access devices may be connected to senarate write-bitlines BW1 and BW2, read-bitlines BR1 and BR2, writewordlines WW1 and WW2 and read-wordlines WR1 and WR2 (Figure 2.49a). Furthermore, multiport cells may comprise also a write-emble device ME1 that is controlled through a write-enable line WE1 (Figure 2.49b), and may feature a cell-internal read amplifier A_n in addition to a storage element S. (Figure 2.49c). In most of the multinort memory-cell designs, traditional dynamic or static storage elements and transmission eate type of access devices are employed (Section 2.3-2.5). Implementations of multiple access memory cells result in large cell sizes, but many systems, e.g. multiprocessor, superscalar, and examine systems, do not require the use of very high bit-capacity multiport memories







2.9.5 Derivative Memory Cells

Clearly, the dynamic ITIC, the state of such 4TER accopy cells are the mostly applied clearly sell and special account concerned to all medium, responsible and special account concerned to all manufactures and special account concerned to a sell-and special account and account to the cells are sell-and account accoun



Figure 2.50. Derivative dynamic memory cells.





Figure 2.51. Alternative static memory

Figure 2.52. Dynamic



variations.

The cell circuits, shown here, represent only a few variations which have gained applications in memory designs. Future requirements in CMOS memory technology may necessitate the use of different and novel parameter cells.

Sense Amplifiers Sense amplifiers, in association with memory cells, are key elements

in defining the performance and environmental tolerance of CAUSO amounts account of their great importance in memory designs, some amplifiers became a very large derest-class. In this chapter, for the first time in publication, the sense amplifier crueits statistic dystematically said comprehensively from the basics to the advanced current-sensing crueits. The study includes circuit and operation description, direct current, alternative current and transistst signal analyses, destign guides and performance-certainness consistent signal analyses, destign guides and performance-certainness consistent signal analyses, destign guides and performance-certainness consistent signal sensitive current and transistst signal analyses, destign guides and performance-certainness consistent signal sensitive current and transistst signal analyses, destign guides and performance-certainness consistent signal sensitive current and transists signal analyses, destign guides and performance-certainness consistent signal analyses, destign guides and consistent signal analyses.

- 3.1 Sense Circuits
 3.2 Sense Amplifiers in General
 - 3.3 Differential Voltage Sense Amplifiers
 - 3.4 Current Sense Amplifiers
- 3.5 Offset Reduction
 - 3.6 Nondifferential Sense Amplifiers

3.1 SENSE CIRCUITS

3.1.1 Data Sensing

In an integrated memory circuit "sensing" means the detection and determination of the data content of a selected memory cell. The sensing may be "sensing-time" when the data content of the selected memory cell is unchanged (e.g., in SRAMs, ROMs, PROMs, etc.), and "destructive," when the data content of the selected memory cell may be slered (e.g., in DRAMs, etc.) by the sense operation

Sessing is performed in a sense circuit. Typical sense circuits (Tipica), 1) are introv-systemicial introversal congress (1) assess amplithe, (2) circuits which support the same operation such as procharge, reference and load circuits, (5) billing decopylers/sector devices, (6) an accessed memory cell, and (5) passific elements including the distributed competitions are distincted with the distributed competitions are distincted with belifting, and the impedances of the unselected memory cells connected to the brt line.

The combond impostures, which is involuted by the supporting forcition and parasition formers coupled to a billion, effects significancy the operation of random sectors more more than of many suppostul access and operation of random sectors more described by the comparison of the control of the comparison of the comp

To improve the speed performance of a memory, and to provide signals which conform with the requirements of driving peripheral circuits within the memory, sense amplifiers are applied. Some amplifiers more work in the ambience of the other some circuit elements: Fundamental conditions for sense circuit and sense activated and sense are sense are circuit and sense are incluid and sense amplifier operations can most outventicely be obtained from the operation margins of the prospective sense circuit.

Figure 3.1. Typical Sense Circuits

Accessed Call Parcellin Dame




Figure 3.2. Unamplified data-signals on the bittines (a) and standard datasignals in the peripheral loaic circuits (b).

The following sections provide understanding of the terms determining operation margins, analyze the circuit design of the most important sense amplifier types and of the other substantial elements of sense circuits.

3.1.2 Operation Margins

Operation reasons in a digital circuit are those domains of voltages, current, and charges which domains unambiguously represent chartening which domains unambiguously represent chartening the catest of an eyestim margin disposition on the (1) circuit charges of the catest of an eyestim margin disposition on the (1) circuit charges of the catest of an eyestim margin charges in the catest of the catest of

Generally, the operation margins at the input of a sense amplifier differ from those required to drive the peripheral Booken-loge circums in postitions and in sizes (Figure 3.3). In a sense circuit the cone amplifier has to amplify the small log O and log. I levels which appear on the bettine and on this input of the sense amplifier, to the larger levels which are required for the operation of the logic circuit coupled to the sense amplifier.




Figure 3.3. Operation margins in the sense-amplifier inputs and in the peripheral logic circuits.

- The relationship between the operation margins of the sense circuits d that of the logic circuits indicates
 - (1) Minimum log 0 and log 1 signal amplitudes S

 ₀ and S

 ₁ and maximum log 0 and log 1 signal amplitudes S

 ₂ and S

 ₁ which are detectable by the sense circuit and which must be generated by the
 - selected memory cell on the bittine,

 (2) Turget precharge voltage V₂₀ and the initial quiescent operation voltage v₁(0) = V₂₀, e.g., for symmetrical "0" or "1" margins V₋₋₋

Aug 2

$$V_{m_{L}} = v_{_{1}}(0) = \frac{\check{S}_{1} - \hat{S}_{0}}{2} \ , \label{eq:Vmc}$$

(3) Required minimum gain A for the sense amplifier

$$\check{A} = \frac{\check{L}_1 - |\hat{L}_0|}{\check{S}_1 - |\hat{S}_0|} \ .$$

 $S_t - S_t$

where \tilde{L}_1 and \hat{L}_2 are the respective minimum log.] and maximum log. logic levels required for the perspheral circuit inputs. In the design of a sense amplifies, the operation margins are of indomental amountance, and these in combination with the recuirement

- for speed, power and reliability, determine the complexity and layout are of the sense circuit. In a sense circuit, the principal terms, which demarcate the internal operation margins, include
 - (1) Supply voltage,
 - (2) Threshold voltage drops,
 - (3) Leakage currents,
 - (4) Charge couplings
 - (5) Imbalances,
 - (6) Other specific effects,

(7) Precharge level variations.

- Moreover, through the variations of these terms the operation margin are also functions of parameter fluctuations caused by
 - (A) Semiconductor processing,
 - (B) Temperature changes.

- (C) Voltage biasing conditions.
- (D) Radioactive radiations

Resulting from the fluctuations caused by A. B. C and D each terms (1) through (7) have a maximum. These maxima of term-variations have to he considered in obtaining the worst-case "0" and "1" operation margins (Figure 3.4). Here and in the following margin analyses the levels are expressed in voltages, but the concepts introduced with voltage levels can well be used to operation margins formulated by current or charge levels.




Figure 3.4. Operation marsins determined by the principal terms where achannel (a) and where n-channel (b) access devices are used.

CMOS Memory Circuits

170

The "Or "I" or but operation surgius may disappen at a certain surgeniture IT (Egus 155 for enthicles done by Rightyan 250). A Supperation of the operation imagine one officiency be avoided by applying the work-case operation imagine such can occur under predectional procursing, voltage-bias and environmental conditions, to the charge of the source circuit. Moreover, certain design temporary voltage of the work-case operation margins, e.g., by locotropoling the control whole work work-case of the control of the officers of the control of the control of the control of the officers of the control of the control of the control of the control of the officers of the control of the control of the control of the control of the officers of the control of the control of the control of the control of the officers of the control of the control of the control of the control of the officers of the control of the control of the control of the officers of the officers of the control of the control of the control of the officers of the officers of the control of the control of the officers of the control of the officers of the operation of the control of the control of the control of the officers of the control of the control of the control of the control of the officers of the control of




Figure 3.5. Reduction and disappearance of the operation margins

A sense amplifier has to operate under the conditions that are dictated by the operation margins. The principal terms determining the operation margins are discussed in the next sections.

3.1.3 Terms Determining Operation Margins The computation of the principal terms determining the internal

operation margins of a some circuit abould be based on worst-case electrical parameters. Here, worst-case parameters are those which reduction in a maximum reduction in the "9" or "1" operation margin of a sense circuit. To the determination of the worst-case operation margins, the principal voltage terms may be obtained as follows.


3.1.3.1 Supply Voltage

In the determination of operation margins, the initial voltage level V_1 is the minimum supply voltage $V_1 = V_{EC}$ (min.) = $V_{EC} = V_1$ can be obtained from the supply voltage range, e.g., V_{EO} t. 19%, V_{EO} t. 5%, that is specified for the memory.

3.1.3.2 Threshold Voltage Drop

The maximum therebold voltage deep V_{v_0} across the access transitive of a related enemory of MM relatesee of their $V^{(v)}$ of $v^{(v)}$ of $v^{(v)}$ of $v^{(v)}$ of a related enemory of the related $v^{(v)}$ of $v^{(v)$

Generally, the maximum threshold voltage drop V_{Ta} across MA1 is a function of the backgate bias V_{BC} temperature T and radioactive radiation tose D. The cumulative effect of V_{BC} , T and D on V_{Ta} may be expressed



through the maximum of the threshold voltage change $\Delta \hat{V}_{T}(V_{BO}, T, D)$ is $\hat{V}_{TA}(V_{BO}, T, D) = \hat{V}_{TO} + \Delta \hat{V}_{T}(V_{BO}, T, D)$, where \hat{V}_{BO} is the maximum threshold voltage at V_{16} =0 and at T=25°C. For most of the approximate computa-tions, \hat{V}_{16} (V_{16} (V_{16}) may be considered as the linear superposition of the individual maximum threshold voltage shifts \hat{V}_{16} $\Delta \hat{V}_{17}$ (V_{16}). $\Delta \hat{V}_{17}$ (V_{16}). and AV (D) so that

$$\hat{\boldsymbol{V}}_{TA}\left(\boldsymbol{V}_{TO}, \boldsymbol{V}_{EG}, \boldsymbol{T}, \boldsymbol{D} \right) = \hat{\boldsymbol{V}}_{TO} + \Delta \hat{\boldsymbol{V}}_{T}\left(\boldsymbol{V}_{EG} \right) + \Delta \hat{\boldsymbol{V}}_{T}(\boldsymbol{T}) + \Delta \hat{\boldsymbol{V}}_{T}(\boldsymbol{D}).$$

Usually, all the components of V₁₀ (V₁₀, V₈₀, T₁D) are measured and provided by the processing technology in the list of the electric device parameters, yet in lack of measured results, $\Delta V_{\gamma}(V_{sc})$, $\Delta V_{\gamma}(T)$ and $\Delta V_{\gamma}(D)$ may also be approximated as follows:

 $\Delta V_{\tau} (V_{Ni})$ may be computed by using the Fermi function ϕ_c and the material constants K, and K, in simple empirical expressions [31] such as

$$\Delta V_{\mathrm{T}}(V_{\mathrm{BG}}) \approx K_{\mathrm{T}} \left(2 \varphi_{\mathrm{F}} + V_{\mathrm{BG}} \right)^{\mathrm{tc}}$$

Sense Amplifiers 173

 $\Delta V_+(V_{int})\approx K_i^+V_{int} \label{eq:deltaV}$ for short-channel devices.

for long-channel transistors, and

 ΔV_{τ} (T) for CMOS devices is often approachable by a linear function [32] in the traditional ranges of the operation temperatures as

 $\Delta V_{_{T}}\left(T\right)\approx\left(\mid\phi_{_{F}}\mid-K_{_{M}}\right)\Delta T/T\approx K_{_{T}}/T,$

where K_M is a material dependent term, ΔT is a temperature increment and K_T is the linear temperature coefficient, e.g., $K_T=2.4~mV/^4C$.

Genety nonlinear and voltage bias dependent is the variation of $V_{\rm TS}$ is a function of the old absorbed relation-coadination does 10 (mads)) [53]. Radiation induced threshold voltage changes $\Delta V_{\rm TO}$ are experimentally obtained data. These changes as $M_{\rm TO}$ on our cause the disappearance of operation margins (Section 6.2.2) as a low total does [rad 68]). In addition on stations to add one effect, transiers radiation induced does rate D [rad[S5]Nec] imprints may also substantially expand $\Delta V_{\rm TO}$) (Sections 6.1) and 6.1.5).

If, in a distign $V_{\rm Pr}$, $(V_{\rm PO}V_{\rm EO}T,D)$ appears to be prohibitively large, $\Delta V_{\rm T}(V_{\rm EO}T,D)$ can be eliminated or greatly reduced by increasing $V_{\rm t}$ on the gate of an n-channel MA10 or by decreasing $V_{\rm t}$ on the gate of a p-channel MA10 or $\Delta V_{\rm t}/V_{\rm to}T_{\rm to}$.

3.1.3.3 Leakage Currents

Lenkage currents l_1 -s roduce both V^n and l^{-1} operation margins, since they decrease the signal amplitudes on the britis by V_{l_1} m_{l_2} , R_{l_3} , and degrads the levels of data stored in memory cells by V_{l_2} m_{l_3} , R_{l_3} , $Here, <math>l_1$, R_{l_3} , $Here, <math>l_2$, R_{l_3} , $Here, <math>l_3$, R_{l_3}

174 CMOS Memory Circuits

In the computation of the maximum margin-degradation $\hat{V}_L = \hat{V}_{KC} + \hat{V}_{CC}$, \hat{I}_L represents the highest leakage current which may appear in the operational, processing and environmental worst cases.

The operational worst-same occurs on the billine of N memory cells when the accessed memory contains a logal, and all other N-1 memory cells store log 0 (Figure 3.7), or vice versa. When such "all-ot-or-ord vital pattern is stored, the cell-current I_C, that is generated by the datum of the accessed memory cell, flows against the accumulated leakage currents of the N-1 unselected memory cell I_C.




Figure 3.7. A memory-cell current apposes the cumulative leakage current on a bitline.

inside of a memory cell the degradation of log.0 and log.1 levels depends mainly on those leakage currents which percolate through the access and the eventual load devices. Cell interim load devices, as in an

access and the eventual load devices. Cell interim load devices, as in an SRAM cell, compensate the level degrading effects of leakage currents, while the lack of load device, as in a one-transistor-one-espacitor DRAM cell, causes such a significant storage-charge loss by leakage currents that the cell's storage cannelite has to be rendamed seriodically (Section 2.2.1). From the various types of leakage currents, which may appear in a memory, the subthershold current I₂, the junction leakage current I₄ and the eventual radiation-induced leakage current I₄ influence the operation magnin most significantly. For obtaining the maximum of the currelative leakage current.

$$I_L \approx (I_{ST} + I_j + I_k) \text{ (N-I),}$$

the maximum currents $I_{\rm ED}$, $I_{\rm p}$ and $I_{\rm c}$ as well as their environmental dependency data are usually available in the list of the electrical parameters that is provided by the processing technology prior to the design start.

If at the design start measured data are unavailable the following approximation [34] to I_{sy} may be applied:

$$l_{gr} \approx I_0 \frac{W}{l} e^{(\tilde{N}_W - \tilde{N}_T)/\tilde{N}_C}$$
,

$$I_{e} = \frac{L}{W} I_{BS}^{\alpha} \ , \ V_{c} = \frac{kT}{\alpha} (1 + \alpha \, n^{\frac{1}{2}} t_{ac}) \ , \label{eq:eq:energy_potential}$$

 $V_{\rm o}$ is the maximum specific dualin-source current at $V_{\rm ol} = V_{\rm ol}$. We is the maximum channel width, L in the maximum channel length, $V_{\rm ol}$ is the maximum pite-tource voltage, $V_{\rm ol}$ is the maximum pite-tource voltage, $V_{\rm ol}$ is the maximum threshold voltage, $V_{\rm ol}$ is the Boltzmann continuat, T is the temperature in " $V_{\rm ol}$ is the charge of an electron, σ is an adjustment fistore, σ is the doping

"K, q is the charge of an electron, α is an adjustment factor, n is the doping concentration and t_n is the ended shickness.

Usually 1, is dominated by the Sub-Noyco-Schockley generation-recombination current 1, that results from the presence of effects and muratifies in the entisocological correstion, and I, may be expressed DSI by

$$\begin{split} \mathbf{I}_{_{J}} & \simeq \mathbf{I}_{_{\mathbf{F}}} = \frac{\mathbf{Aqn}_{_{\mathbf{I}}}\mathbf{w}}{2\tau} \\ \\ \mathbf{n}_{_{1}} & = \frac{\mathbf{K}T^{\frac{2}{2}}e^{-\frac{\mathbf{L}T}{2T}}}{V_{_{\mathbf{F}}}} \end{split} \ , \end{split}$$

A is the maximum junction area, W_i is the maximum deplection width, T is the minority currier lifetime, n is the maximum number of electores residing in the conduction band at maximum operating T, and V, is the minimum volume. In addition to I₂₂ and I₃ the occurrence of other lessings currents [36] may also be momentous.

The maximum leakone current I, can mightily be accountized by

redistinci-induced lankage currents L4 (Sectice A.). Great L4 cocur in monocise which opense in miloscotic environments (Sectice A.) and 6.3). The effects of radiocetive redistincts on leakage currents use analysed and calculation in the liberature, e.g. [4.6], but as secul memory design can only rejo on the experimental data obtainable on that specific (AMS) processing technology which is to be used for the globelication of the memory. In some memory designs, the effects of other type of leakage currents [37] may abbe in lisportants.

3.1.3.4 Charge-Couplings

Chape-compliary $\chi(t)$'s occur ministy drough the gate-source or gate faint and gate-channel operationes $C_{0,C_{0}}$ and C_{0} of the memory cultivation of gate channel of the properties of the control of the co




Figure 3.8. Charge-coupling through persuitic capacitances.

The signal slape, as a function of lines in the billine or on the sensisequilitie legan (A), on convenisority be behinded by computer simulations of the sense circuit. Without the use of a simulation program, an approximate v_i (Oriento, the measurem stager complies induced vallege shift V, and, throthy, its influence on the operation mergins, may conclude be crimitated by lames model (Figure 3), in this model, i, their equivation county resistance of the sovertime after circuit, Q; so the resistance of the conclusion of the control of t

178 CMOS Memory Circuits

the memory cell and the ground $V_{\rm st}$ or supply voltage $V_{\rm sp}$ or, for in sense-enable device, between the battime note and the $V_{\rm sp}$ or, for in Here, the effects of all other resistances, capacitances and eventual noisy elements as well as of all nonlinearities are neglected.



Figure 3.9. Simple charge-coupling model.

A linear analysis of the model circuit, using operator impedances and Lepkice transforms, results $v_i(t)$ in the bittine or on the sense amplifier input nede as $v_i(t) = \frac{\tau_i}{\tau_i - \tau_i} \hat{V}_i(e^{\frac{\tau_i}{\tau_i}} - e^{\frac{-\tau_i}{\tau_i}}) \ ,$

$$v_w = (r_x + R_w)C_w \ , \ r_c = r_x C_c \ ,$$
 where \hat{V} , is the maximum log.1 level that is allowed to drive the access derive. The maximum charge-coupling instruced voltage change \hat{V} , that the maximum charges can causily be obtained by plotting the degraded to expendent maniples can causily be obtained by plotting the V_x -(V_y -functions on by deriving it from the V_y -functions. As the expersion for V_y -(V_y -functions can be consistent maniples and V_y -functions are consistent maximum maximu

depends strongly on both time constant $\nabla_{\mathbf{v}}$ and $\nabla_{\mathbf{c}}$ in addition to the amplitude of the driver signal $V_{\mathbf{c}}$. Usually, the parameters for $\nabla_{\mathbf{v}}$ and $\nabla_{\mathbf{c}}$ are such that the charge coupling induced margin degredations are more significant in the access transations of the memory cells than in the sensemble degree.

3 1 3.5 Imbalances

Imbalance; esseed operation margin degandations V_p=3 are specific to those sense circuits which use differential sense amplifiers, and those sense circuits which use differential sense amplifiers, and influence reduce both "0" and "1" margins. The phrase imbalance influence the normalisem topological distribution of parameters in termistict-devices and in the interconnects which constitute a differential error sciencis.

Ideally, a differential sense circuit is designed to be electrically and topologically symmetrical. Symmetrical meems, here, fust the two half circuits of the sense amplifier, be pair of bitilines, bottime looks, memory cells coupled to the bitilines, percharge devices, parasitic and eventual other elements, are mirror images of each other (e.g., Figure 3.10). Despite




Figure 3.10. Differential sense circuit

Approximations of the maximum introduce-caused margin reductions require computer aid, because the effects of the parameter variations are time-dependent, nonlinear, and interacting. Nevertheless, the qualitative effects of variations in a few parameters V_i , \hat{p} , \hat{C}_i , and C_{ij} may be illustrated by differentiating the Kenford' equations, which describe the differential sense circuit in matrix from [39], when devices MPL and MPR are used to precluying only and $V_i = V_i - V_i$, Geodies 5.3.21:

"U" and "1" operation margins in a differential sense circuit.

$$\begin{split} \frac{d}{dt} \begin{bmatrix} \mathbf{V}_k \\ \mathbf{V}_R \end{bmatrix} &= -\frac{1}{|\mathbf{C}|^2} \begin{bmatrix} \boldsymbol{\beta}_k \left(\mathbf{V}_k - \mathbf{V}_k - \mathbf{V}_R \right)^2 \\ \boldsymbol{\beta}_R \left(\mathbf{V}_k - \mathbf{V}_S - \mathbf{V}_R \right)^2 \end{bmatrix} + \begin{bmatrix} \mathbf{C}_{cos.} \\ \mathbf{C}_{cos.} \end{bmatrix} \frac{d\mathbf{V}_k}{dT} , \\ & [\mathbf{C}] &= \begin{bmatrix} \mathbf{C}_{cos.} + \mathbf{C}_{cos.} + \mathbf{C}_{cos.} \\ \mathbf{C}_{cos.} \end{bmatrix} . \end{split}$$

Here, indices L and R designate left and right symmetrical elements of the circuit, V_1 and V_2 are the voltages on the input and output of c seem amplifier, and V_2 is the common source voltage of transistors ML and MR. From the matrices the estimate of the output signal differential $d(V_1, V_2) dri$ any be samesanction in three terms.

$$\frac{d}{dt} \left(V_L - V_R\right) \approx \Delta V_{\gamma} + \frac{K_{\gamma}}{C_{\Delta}} \beta (C_{GS} + C_B) + K_2 \, \frac{d}{dt} \, V_S \ , \label{eq:contraction}$$

$$C_{\pm} = (C_{GR} + C_{gR} + C_{GS})(C_{GS} + C_{gc} + C_{GO}), \ C_{B} = \frac{1}{2}(C_{BL} + C_{BR}) \ ,$$

where K, and K, are adjustment factors which are affected by the device permetter of M, and MK. The equation of VV., Vyl. the first form in the threshold voltage difference for translators ML and MR, the secondtion includes the efficient of operationer and pure-factor Photoanists the third translation of the contraction of the speed of the sense size of the contract of the contract of the contract of the contract translation of the contract of the contract of the contract translation of the contract of the contract of the contract operating temperature T, An irrelablance-caused margin degradation voltage V₁ mmp be calculated.

$V_{th} \approx d/d_s(V_L \cdot V_R) \Delta t$

where Δt is the sense amplifier setup time.

In practice, the voltage imbalance V_B may be considered by the anti-practical DC offict V_{av} of the sense amplifier, so that V_B = V_A. Both the offset voltage and office current may change slightly with the variations of temperature and greatly with the amount of radioactive militations.

3 1.3.6 Other Specific Effects

A variety of circuit-specific effects may also considerably degrade the operation energies. For estimation of circuit-specific degradations one must thoroughly understand the operation of the effected circuit and the circuit-sactivities of the effect. From the variety of the margin reducing effects, the following are just a few examples for possible consideration in sense circuit design.

Operation margins may significantly be reduced by the effects of highamplitude fast-changing electromagnetic noises which may be coupled from memory external sources into the sense circuit (Sections 5.2.1 and 52.4). Furthermore, in high-density memory circuits the army-internal containt noises (Section 5.2.2), may also decrease the operation marries

substantially. Both "0" and "1" margins may be reduced by the appearance of either one or both internal and external noise-signals in a server circuit

Operation margins in a sense circuit may not merely be decreased, but may disappear due to the effects of ionizing atomic-particle impacts (Section 5.3) and of various radioactive radiation events on the transition and circuit-parameters (Section 6.1) on the transition, and circuit-

parameters.

Dynamic sense circuits may be playared by both incomplete bittine retore $V_{\rm NL}$ and $V_{\rm NL}$ and $V_{\rm NL}$ and $V_{\rm NL}$ are $V_{\rm NL}$ and $V_{\rm NL}$ and $V_{\rm NL}$ are constructed the data signal development on the billine, and may increase the imbalance in a symmetrical differential sense circuit. Thus, both V^0 and V^1 operation matrix may be reduced by $V_{\rm NL}$ and $V_{\rm NL}$ duties are sense correction.

3.1.3.7 Precharge Level Variations Precharge level variations AV_m-s due to the effects of semiconductor

182 CMOS Memory Circuits

processing and environmental variations may reduce both or either one of the '0' and '1' operation margion. Both margins are decreased when 'middevel' procharge, and either the '0' or the '1' nategin may be degraded when "low" or 'bigh' level peecharge is applied.

A procharge is applied on the bidines as well as on the inputs and in many designs, also on the outputs of a differential series amplifier. In many series circuit designs the procharge voltage arrees as a temporary reference level for the discrimination of log 0 and log, I information, and it may define the initial quiescent operation point for the sense amplifier as well.

The desirable reference level can be determined by the use of operation margin diagrams, and can be generated from the supply voltage V_{tot} by a prochage circuit. A prechage circuit consists of MOS transitions, as well as passive expective and resistive components. The supply voltage transition and passive device parameters surp as results of processing, unspectations, and indisactive radiative effects, and these vertainous can administ the supply reference and the contraction of th

parameters, yet the maximum fluctuation of a precharge level $\Delta \hat{V}_{10}$ is influenced prodominantly by the percentage variations of the divider impedances, or of the threshold voltages of the voltage references (Section 4.2.2) (Figure 3.11)



Figure 3.11, Simplified impedance reference circuit (a) and threshold voltnae reference circuit (b).

In the divider circuits the precharge voltage V_{pq} fluctuations ΔV_{pq} may be expressed as

$$\Delta V_{ex} = \frac{\Delta Z_1 + \Delta Z_2}{Z_1 + Z_2} V_{to} K,$$

while in threshold voltage reference circuits the AV may be approxi-

and by
$$\Delta V_{pg} = \frac{\Delta V_{\rm T}}{V} \; K \; . \label{eq:deltaVpg}$$

184 **CMOS Memory Circuits**

Here, AZ, AZ, and AV, indicate the total amount of parameter change in impedances Z₁ and Z₂ and in threshold voltage V₂, and K is an attenuation factor. K-1 in unattenuated circuits, and K-1 can be provided by the use of voltage stabilizer circuits In precharge generator circuits V., can track the fluctuations of the supply voltage V_{10} and often of other device parameters, e.g., V_{7} , β , C_{00} , etc. Parameter tracking (Section 6.2.2) implemented in sense circuits

increase both "0" and "1" operation muraling 3.2 SENSE AMPLIFIERS IN GENERAL

3.2,1 Basics

A sense amplifier is an active circuit that reduces the time of signal propagation from an accessed memory cell to the logic circuit located at the periphery of the memory cell array, and converts the arbitrary logic levels occurring on a bitline to the digital logic levels of the peripheral Boolean circuits (Figure 3.2). The sense amplifier circuit has to operate within the conditions that are set by the operation margins (Section 3.1).

The operation margins constrain (1) the minimum and meximum inner signal amplitudes V, and V, (2) the initial quiescent operation voltage V₁(0) = V₁₀, and (3) the minimum gain A for the sense amplifier. The gain A, however, is a function of the initial voltage level or precharge voltage V_{22} and of the input signal swing $\Delta V_i = V_i - V_i$ (Figure 3.12). Thus, the combination of V., V., V., and A determines basic conditions for sense amplifier designs. In most sense circuits A influences the sense delay to. but a high A does not necessarily reduce to. Usually, to has to be compromised for reduced power consumption and layout area, and for better tolerance of environmental effects.


Layout area restrictions for sense amplifiers are specific for memory designs. In memories sense amplifier layouts should fit either in the bitline pitch when each bitline requires individual data sensing as in DRAMs, or

in the decoder pitch when a multiplicity of bitlines are connected to a single sense amplifier as in SRAMs and ROMs. The bitline mitch is determined by the size of a memory cell, and the decoder pitch is limited by the tramber of parallel running decoder wires in the layout design.



and input-signal swing.

The circuit design of a sense amplifier need not to aim linearity in amplification; in fact, sense amplifiers operate in both linear (small) and nonlinear (large) signal-gain domains of their los (Vzs.Vzs) and V.(V.) characteristics (Figure 3.13). Here, In is the drain-source current, Van Vote Va and V are the drain-source, gate-drain, output and input wheres in the sense amplifier. Linear amplification appears in the vicinity of the assumed quiescent operation point Q where both n- and p-channel MOS transistors operate in their saturation regions, and where the saturation characteristics of MOS devices are nearly linear. Signals outside of the linear region of the transfer characteristics result in distorted nenlinear amplification. This dual, linear and nonlinear, property of MOS sense ampliflers indicates the application of DC, AC and transient analyses in designs, and the mixed nature of sense amplifier characterization. Parameters characterizing a sense amplifier include amplification $A_{\rm c}$ sensitivity $S_{\rm c}$ offsets $V_{\rm eff}$ and $I_{\rm eff}$ and common mode rejection ratio CMRR, rise time $t_{\rm c}$ fall time $t_{\rm c}$ and sense delay $t_{\rm pp}$.



In sense circuits, \$\$ is the meglitude of the minimum chreechts inputs \$\$A\$ in the ratio of the rought signal amplitude to the lepse signal amplitude and specifically in differential sense unspilled \$\$A\$ to the lepse signal region of the coupts pairs when as common mode in legs to the signify an opport on the input pairs, CNRR is the ratio of amplifications in differential and common mode signals and the vicinity of the procharge imitation levels, it and is, amount the inform that I/O to the \$\$A\$ to common the common should be able to be vicinity of the procharge imitation levels, it and is, amount the inform that I/O to the \$\$A\$ to common should be also be also included to the work about the size of the common should be also included to the work about sounds in design transient and the \$50% are committed of the work about sounds in design transient and the \$50% are

litude of the sense amplifier's output-signal transient.

3.2.2 Designing Sense Amplifiers

Sense amplifier design objectives combining

- minimum sense delay,
 required amplification,
- minimum power consumption,
- restricted layout area,
- high reliability,

specified environmental tolerance
 are difficult to meet due to the contradictory effects of circuit complexity

and transistor sizes on the individual design goals.

To optimize the combination of design goals the circuit designer may

nationales endy the content course and the plant is a created shalphor to the control course and the control course and the control countries and pearly-clement parameters and their variations can determined by the effects of the precessing twelnedge, youw supply, tomperature and radioactive radiations. Because the design parameters have to saisify a member of controllations pregisterments, and because less number of cognitions requirements, and because less number of cognitions than the number of extraordisactions are at the designor's disposal, the peace occurred design in a highly intentive procedure.

Sense amplifier design procedures aim to reduce the number of iteratenes by portificining the design into four major phases: (1) preliminary design, (2) circuit analysis, (3) reliability and environmental televance analysis, and (4) final design (Table 3.1).

tolerance analysis, and (4) final design (Table 3.1).

The Preliminary Design plane makes possible to adopt or devise a basic sense analytic circuit that most likely satisfies the design goals. Invastigations on experimental designs of candidate sense-circuit sensitiectures and adventuries provide operation margins and precharge levels, as well as spend, gain and layout data, which are approximate. These aeromiconstone are, however, sufficient to select a hatie sense.

188 CMOS Memory Circuits

amplifier circuit that performs acceptably within the limitations dictal by the processing technology and environmental effects

The results of the Circuit Analysis assists to approximate the final circuit diagram, MOS transistor sizes, operation, timing and layout of the basic sense amplafier, leitally, a direct current (DC) analysis of the sense

Preliminary Besign
Sense Circuit Archatecture and Schemotic
Operation Margin and Procharge Analysis
Sense Amplifier Circuit

Circuit Analysis
 Direct Current
 Small Signal Alternative Current
 Large Sagnal Transient
 Timing

3. Reliability and Environmental Analysis
Operation Stability

Hot Carner Suppression Temperature Effects Atomic Particle Impact Kadintion Hardness

4. Final Design

Lawrent

Layout Integration Timing Integration Complete Analysis

Table 3.1, Design players.

amplifier circuit establishes the quiescent operation point and voltage biases and, furthermore, the crude aspect ratios of the MOS transistory, Next, the aspect ratios, and the circuit itself, may be modified to provide the desirable alternative current (AC) characteristics, such as gain as a function of the procharge voltage and input voltage swing common mode rejection ratio, offset, etc. Following the AC analysis an examination of large signal transient or time (t) behavior reveals the switching signal forms as functions of time. To approach the objectives in switching times and delays, usually further changes in MOS device sizes and caracitors and the inclusion of additional circuit elements are needed. The operation of the circuit elements cause ripoles, spikes, delays, and other anomalies in the sense operation. Often, these anomalies can be minimized by proper timing of the part circuits. Moreover, the timing is of fundamental importance to provide the conditions that are assumed for the analyses Furthermore, the analysis must consider the layout limitations, and investigate whether the circuit can be placed into the available place and how the physical implementation of the circuit effects the operation of the memory circuits.

Reliability and Environmental Analysis may effect the memory circuits considerably, but usually it does not impose substantial changes in the basic sense amplifier circuit. The sense amplifier circuit may need additional circuit elements, and sometimes complete circuits, to provide stable operation throughout the specified temperature range, to avoid hot carrier emission induced reliability degradations, to reduce soft-error-rates resulting from impacts of alpha or of a variety of cosmic particles in space. and to harden against eventual ionizing radiations in nuclear environments

A Final Design integrates the layout and timing of the memory cell array, decoders, write and read circuits with the layout and timing of the sense circuit. The unification of layout and timing may effect the sense amplifier operation and design. To finalize the design a complete

The analysis of the sense amplifier circuit heavily relies on computer aid, and requires the use of the most sophisticated MOS device models in circuit analysis programs. Particularly, the MOS device model for a

190 CMOS Memory Circuits

subsidiementer sense circuit simulation should comprise velosity saturation, substrate currents, subshareshold characteristics, drain rulused barrier lowering, drain-source capacitance, threshold veltage dependency from channel length and width in addition to the parameters of the traditional MOS device models.

3.2.3 Classification

Sense amplifiers may be classified by circuit types such as differential and nondifferential, and by operation modes such as voltage, current and churse sense amplifiers (Table 3.2)

Circuit Types	Operation Medi
Differential	Voltage
Nondifferential	Current
	Cheese

There is an octing ampainter constitution

Differential sease amplifere are applied in the van majority of CNOS manneties including all SRAM, DRAM, may file No.1, and other manufaction facility in Issued designs the tense amplifiers are coupled to a pair of indicated hightern. Nevertheless, he beling pairs are coupled to a pair of indicated hightern. Nevertheless, he beling pairs are completely applied to the late, but he on our of the hitmen tense of the second pairs of the second pairs and the pairs of the second pairs are second pairs and the pairs, are significantly sensitive than those on sight buttless. Since a differential sease majorities or disrigational bent intensical to the second pairs and the second pairs are second pairs and are condifferent and consequent, the signal detection on reaction can be condifferent and consequent, the signal detection on

the use of differential amplifiers allow to combine very high packing density with reasonable access time and low power consumption. Nondifferential sense amplifiers find application in those nonvolatile and sequential memories, where the memory cells are capable to generate significantly larger and faster signals on a billine than DRAM and SRAM nemory colls do. Nonetheless, the evolution of the nonvolutile and

sequential memory technology toward higher density and performance, places stringent requirements on sense amplifiers which can hardly be satisfied by nondifferential approaches. In conventional memories both differential and nondifferential sense

implifiers operate in voltage amplification mode, because the very large input resistance of the MOS transistors allow for obtaining high voltage gain and voltage swings by application of simple circuits. However, the speed of sense circuits, which sense voltage differences, is limited by the charge and discharge times of the circuit-inherent capacitive elements.

In advanced memories the speed limitation resulting from high bitline capacitances, may be encountered by the application of current-mode sense amplifiers. Current-mode sense amplifiers greatly can reduce the charge and discharge times of the capacitances by their low input and output resistances. Furthermore, current-mode sense amplifier designs can provide speed-nower products, which are superior to other prevenables.

Some memories, as an alternative approach to improve sensing speed, apply charge-transfer or other type of preamplifiers placed before a voluge-mode sense amplifier. Nonetheless, the performance of the pre-amplifier-plus-voltage amplifier compound is inferior to that of purely

current-mode sense amplifiers, in most cases, This chapter, therefore, focuses on differential voltage-mode and differential current-mode server amplifiers, and discusses nondifferential

and charge transfer sense amplifiers in accordance with their declining inportance in memory designs.

3.3 DIFFERENTIAL VOLTAGE SENSE AMPLIF

3.3.1 Basic Differential Voltage Amplifier

CMOS Memory Circuits

3.3.1.1 Description and Operation

Differential amplifiers have been known for a long time [310], and the solid effects and suppliers low been carived from the basic MOS of differential voltage amplifiers (Figure 3.14). Importantly, this basic clears contains all elements required for differential sensing, easy to analyze, and and the results required for differential sensing, easy to analyze, and and the results principles and tradeoffs are resulty applicable in the design of all other differential voltage, sense amplified circuits. Moreover, the design tradeoffs in this basic circuit demonstrate the necessity and justify the use of more complex sense amplified circuits.



Figure 3.14. Basic differential voltage amplifier circuit.

The basic voltage differential amplifier consists of two enhancementmode MOS devices M1 and M2 and three resistive elements R_{k1} , R_{k2} and R_{k1} Transistors M1 and M2 are assumed to be identical and to operate in their saturation region, and load resistors R., and R., are presumed to be the same. The operation of the basic differential amplifier as a sense amplifier

begins with procharging both inputs to an identical voltage level V. - v. - v. After v. and v. reach V. the precharge generator is disconnected from the sense amplifier, and V_{en} is temporarily stored on the parasitic input canaciances C., and C., As long as the input voltages are the same $v_a = v_a$, both output voltages are assumed to be identical v. - v... Next, when a memory cell is accessed, the datum stored in the cell progrates a potential difference Av.-iv.-v... between the inputs. Subsequently, this Av, is amplified by the circuit to an output voltage difference $\Delta v_r = |v_{rr} - v_{rr}|$

3.3.1.2 DC Analysis

Source resistor R₀ provides an approximately constant bias current I₀ to M1 and M2 during the time that the input voltages va and va are nearly equal and Δv. is sufficiently small for linear operation. At v. = v., l. is split evenly between the two matched transistors M1 and M2.

$$\frac{I_5}{2} = I_{ox} = I_{ox} = \frac{v_5 - V_{55}}{2R} = I_{b}$$

where L., L., and L. are the drain currents of devices M1, M2 and M respectively and Re is the source resistance. This current-split allows for a theoretical bisection of the basic differential amplifier into two equivalent circuits (Figure 3.15) provided that the analysis takes place in the vicinity of vit = vis. Thus, each of the half-circuits can be construed of R. .. M and 2R., where for the load resistor R. = R., = R., is assumed.

The DC lead line of M (Figure 3.16) may be determined by the nodepotential method

$$V_{nx}(M) = v_{nx} - v_{x} = (V_{nx} - V_{nx}) - I_{nx}(R_{x} + 2R_{x})$$



Figure 3.15. Bisected basic differential amplifier circuit.



Figure 3.16. Determination of the DC load line.

where v., is the output voltage and v. is the source potential of transistor M. Since in most of the memories Vec = 0, then the two extreme points of the DC load line in the characteristic field of M1 or M2 may be determined as $\hat{L}_n = V_{no}/(R_n + 2R_n)$ at $V_{no} = 0$ and $\hat{V}_{no} = V_{no}$ at $L_n = 0$. By means of the DC load line and the eate voltage of transistor M. e.g., Voltage v. for any quiescent operation point X; the drain current I_{ex} and voltage V_{tx} and, in turn, the channel width W and channel length L of transistor M and the resistances R_L and R_S, can be approximated. Namely, the saturation current of a submicrometer MOS transistor locar may roughly be estimated (31111bs

$$I_{DEAT} = WC_{XX} v_{\infty} \big[\big(V_{yx} - v_{y} \big) - V_{T} (V_{y0}) \big] \ \, \text{and} \ \, C_{XX} = \frac{c_{XX}}{t_{XX}} \, ,$$
 where s_{∞} is the specific permittivity of the gate existe, t_{∞} is the thickness

of the gate exide, v., is the saturation velocity of the electrons or holes, Vm is the precharge voltage, V. is the threshold voltage, and Van is the substrate bias of device M. This estimation is rough because the above equation for Inser treats the carrier transport problem within the channel inaccurately, and disregards the two-dimensional current flow. For description of the saturation current Laws of a long channel MOS device the traditional first-order approach [312] may be used;

$$I_{max} = \frac{W}{\epsilon} C_{ex} \mu [(V_{ex} - v_s) - V_T(V_{eq})]^2$$

where μ is the mobility and $\mu = f(V_{-} - v_{-})$

Since the same amount of current flows through MOS device M and resistors R, and 2R, current ln can be expressed as

 $I_D = I_{DSAT} = \frac{V_{DD} - v_c}{p} = \frac{v_s}{2p}$. In the introduced equations, L. C., v., and u are MOS device parameters which are determined by the processing technology, the supply voltage V., is available from the design specification, procharge, source and

195 CMOS Mcmgry Circuits

output voltages V₁₉, V₄ and v₅ are predetermined by the internal operation and solse margins of the sense circuit and of the circuit driven by the sense amplifier. With these device and circuit parameters, W or W/L as well as R. and R. can be obtained from the above causations to any reactical L.

N, and N, a case of evidence come in over-equations in any principle. The desiran central is, and N_e, N_e is estimated by the allowable tool tools and the contract of the

3.3.1.3 AC Analysis

The small-signal, low-frequency Norson and Thevenin equivalents (Figure 3.17) of the basic differential voltage amplifier circuit (Figure 3.44) can be used to estimate the differential gain A_n common mode gain A_n and common mode rejection ratio CMRR [313].

Applying Kirchoff's current-loop law for the Thevenin equivalent circuit, the differential-mode gain A_n the common-mode gain A_n and the differential curput voltage Δv_n may be expressed as

$$A_d = -g_m(r_d \parallel R_\perp) \ , \ A_c = \frac{-g_m(r_d \parallel R_\perp)}{1 + 2g_m R_S} \ ,$$

$$\Delta v_o = -2(r_e \parallel R_e) \big[(V_{res} - v_s) - V_r(V_{res}) \big] \Delta v_r. \label{eq:deltave}$$




Figure 3.17. Norton and Theoretin equivalents of the basic differential amplifier circuit Here, g_{a} is the transconductance and t_{a} is the dynamic drain-source resistance for driver devices MI and M2, R_{c} at the load resistance, and R_{c} is the common source resistance. If $t_{c}>\sim R_{c}$, then the differential and common mode gains A_{c} and A_{c} are

$$A_d \approx -g_m R_L$$
 , $A_c \approx \frac{-g_m R_L}{1+\alpha}$,

and the common mode rejection ratio, CMRR is

$$CMRR = \frac{|A_d|}{|A_c|} = \frac{1 + 2g_m R_s}{2}$$
.

Parameters g_m and r_d may most conveniently be varied by the chancel-width W and the channel-length L of the identical driver devices M1 at M2. The super-time WL of M3 and resistance R_d and R_d should be designed so that the position of the prechange voltage V_m approximately be designed to that the position of the prechange voltage V_m approximate V_m and V_m are the super-time V_m and V_m are the V_m and V_m and V_m are the V_m and V_m are the V_m and V_m and V_m are the V_m and V_m and V_m are the V_m and V_m are the V_m and V_m and V_m are the V_m and V_m and V_m are the V_m and



Figure 3.18. Procharge voltage position for high initial gain.

bich-oain linear nortion of the transfer curve with the predetermined V_{re} by varying W, L, Ro and Rs is an untrivial task, because As is a function also of the oute-source voltage V., of transistors M1 and M2 and thereby of V_{pq} through the carrier mobility $\mu(V_{cor})$, $g_{a}(V_{0i},...)$, and $t_{f}(\mu,V_{0i},...)$ besides the dependence of A_{a} from other parameters. In practice, increased g., is obtained by increased device aspect ratio

W/L and by lowered V_{π} , and larger r_4 is acquired by decreased bias voltage Va-Va on transistors M1 and M2. Moreover, for M1 and M2 some sense amplifier designs use depletion devices to immrove a part v. Because g_/area of n-channel MOS devices has been larger than that of

p-channel devices, traditional designs apply NMOS enhancement devices fer M1 and M2. However, when Lot < 0.15µm, p-channel devices may provide about the same g_/grea to n-channel devices do due to the effects of the carrier velocity saturation. Since p-charmel devices have somewhat larger r, than their n-channel counterparts do on the same layout area, pchannel devices may also be used for M1 and M2.

Improvements in g., and r. of transistors M1 and M2 alone, nonetheless, would result in little increase in A4 and CMRR if resistances R0 and Re are small. A direct application of large Ro and Re in the basic differential voltage differential amplifier, however, would result in unacceptable slow output signal changes when the outputs drive the rather large capacitive loads Ci, and Ci. Moreover, the imperfect symmetrical nature of M1-M2, R_L, R_L and C_L, C_L pairs result in high offset voltages, which limits the detectable signal amplitudes and delays the start of the sense operation.

Because of the rather slow operational speed provided at considerable power dissipation and because of the inherently high offsets, the basic differential voltage amplifier is not applied in memories in the discussed primitive form. Nevertheless, the DC and AC analyses of the basic differential voltage amplifier have fundamental importance in designation other type of sense amplifiers.

3.3.2 Simple Differential Voltage Sense Amplifier

3.3.2.1 All-Transistor Sense Amplifier Circuit

The simple differential sense amplifier (Figure 3.19) applies transiers MNI and MNZ as desired and MNI as a source devices, transactors that and MP5 as operated resources, transactors and the modern MP5 as opera-circuit, i.e., very high resistance, loads at sensill significant amplification and as medium-resistance load-tensactors at large switching. At the start of the assignification the open-circuit load allows for



high initial amplification A_a and low offset voltage V_{aff} A_d becomes larger

unparational antipolitication A₁, and solv offset voltage V_{ar}, A₂ becomes larger with increasing load-restationes, and V_{ar} gots smaller because the efficient of nonsymmetricity in the load-device pair MP4-MP5 are eliminated Furthermore, some transistion MPA3 sets as a nearly constant current source and, thus, increases CMRR sharing small-signal operation. When the output-signal swing is large enough, i.e., it can be discriminated from the notise them requirements for great A₆, large CMRR and small V₆. become unimportant, and load-translation NP4 and MP5 can be turned on. The activated MP4 and MP5 provide fast large-signal pull-tops through their rather small denis-source resistance. The drain-source resistance of MY3 may also be increased by temporary gate voltage increase. In this differential voltage sense amplifier devices MPM, MPG, MPS, MP3 and MP5 have the same respective functions as cliencate MI, MC, RP, RQ and MP5 have the same respective functions as cliencate MI, MC, Rp, RQ and Re, in the basic differential amplifier (Section 3.3.1) do

The operation of the voltage some amplifier commences as a transford fixth and marked $N_{\rm P}$ and $M_{\rm P}$ because the objects of the $N_{\rm P}$ and $N_{\rm P}$ because the objects of the object ob

3.3.2.2 AC Analysis

During the linear amplification the load resistances are very large and source current I_{to}, is approximately constant, because transistors MP4 and MP5 are tumor off and MP5 are tumor statement of and mP5 are tumor statement or egion (Figure 3.20). The nearly constant current and the large resistive loads promote high A₂ and high CMS₂.

When load transistors MP4 and MP5 are turned off, their drain-source resistances $r_M = r_M = r_R$, are determined by the output loakage currents $I_{e,t}$ and $I_{e,t}$

202

$$r_{e_{L}} = \frac{V_{te_{L}} \cdot V_{re_{L}}}{r} \quad \text{and} \quad I_{L} = I_{e_{L}e_{L}} \approx I_{e_{L}e_{L}}$$

while the initial drain-source resistance x_{cl} of MN3 may be viewed as the output impedance of a current source [3]41.



Figure J.20. Rudimentary model for small signal amplification

Here, λ is an empirical naturation coefficient and t_0 is the denis-source current of device NOSI. If the denis-source resistance t_0 , and t_0 , or the driver transistom NOII. In the order conservation t_0 , and t_0 or the driver transistom NOII and NOI2 and the resistance t_0 , are much large than t_0 , then the resistance t_0 , are much large than t_0 . The NOIS are model after the implitude of Δv_c observe exceeds the most levels, t_0 , $v_c = 0$ 10 v_g but the more proby pull-upon and pull-drowns of the individual corpus voltages v_1 and v_n toward the potentials V_{mo} or V_{mo} and V_{mo} are required. The large-signal transistent of Δv_g are fix even when the

amplifier drives large capacitive loads, if the output currents are large increases in the output currents i, and i, are obtainable through decreased output resistances, which decrease may be provided by turning devices MN3. MP4 and MP5 on hard and, thereby, greatly reducing their draincourse revistances r. r. and r.

3.3.2.3 Transient Analysis The transient analysis should include the nonlinearities in the characteristics of all constituent devices MN1, MN2, MN3, MP4 and MP5 as well as of the equivalent load caracitance C., which makes the computations of signal rise, fidt and propagation delays rather difficult. Therefore, computer programs with high-level complex device models are routinely used in sense amplifier designs. Nonetheless, to reduce design times and to understand the effects of individual parameters on the transient characteristics crude approximations, which disregard conlinearities, may beneficially be applied.

The linear equivalents of the bisected basic CMOS sense amplifier that charges and discharges a linear especitive load C, (Figure 3.21) allow to employ Laplace-transform, and to obtain the operator impedance Z(p) of the circuit

$$Z(p) = \frac{1}{nC_n} + r_{d0} + 2r_{de}$$

where rap and 2ras are the drain-source resistances of devices MD and MS respectively

The Landson-transformed of the discharge current L(n) of C., when C. is precharged to a midlevel V_{in} that provides approximately the same extents for both '0' and '1' operation marsius, as

rectarges to a minute
$$\tau$$
 $\tau_{\rm ig}$ that provides approximately the same contract t both τ 0° and τ 1° operation margins, is
$$I_{\ell}(p) = \frac{V_{\rm esc}}{\tau_{\rm so} + 2\tau_{\rm is}} \cdot \frac{1}{p_+ 1} \quad \text{and} \quad \tau_{\ell} = C_L(\tau_{\ell i} + 2\tau_{\rm is}) \; ,$$

Memory Circuits





Figure 3.21. Bisected simple CMOS souse amplifier and its linear equivalent pircuits.

The reverse Laplace transformation of $I_r(p)$ into the time domain gives the time function of the fall-current $i_r(t)$, and $i_r(t)(r_{ab} + 2r_{cl})$ results the time function of the fall voltage $v_r(t)$:

$$i_f(t) = \frac{V_{pq}}{r_{ex} + 2r_e} e^{-\frac{t}{r_e}}$$
 and $v_f(t) = V_{pq} e^{-\frac{t}{r_e}}$.

Similarly, the time function of the rise current 1(0) and voltage $\langle t \rangle$, during the charge of C_k may be obtained by using time contains $T_k = C_k t_{d_k}$, where T_{d_k} is the drain source resistance of M_k . Assumptions, here, lockslet that all elements $t_{d_k} v_{d_k} v_{d_k} v_{d_k}$ and C_k can be characterized by linear excentration parameters, the effects of persestic characterized by transient signals are negligible, and the current strongth M_k is very little in computation to the orth discharge and charge currents.

Both the discharge and charge are clearly nonlinear operations, because $r_{\rm so}$, $r_{\rm so}$, $r_{\rm so}$, and $C_{\rm s}$ are functions of $\psi(t)$, $\psi(t)$, $\psi(t)$, $\psi(t)$, $\psi(t)$. Yet, each of the output signals v(t) and v(t) (Figure 3.22) may be approximated by using piecewise linear functions in MD's $V_{\rm tot} = f(t_{\rm p}, V_{\rm co})$ char-



scarinities for two segentee, time intervals t_i , and t_j . Here, t_i , t_i for time interval during MD operates in the statustion region, and t_i , t_i for time interval MD operates in the twicker region. Deals-source centitates t_i , t_i is both statustions and trioder regions may be approximated by linear functions, if if can be assumed that during t_i - t_i , the gate voltages $V_{ijk} \pm \delta v_i t_i$ and V_i of device MD. Man MS, and during t_i - t_i the gate voltage $V_{ijk} \pm \delta v_i t_i$ and V_i of device M, change very little. Applying the equations of $V_{ijk} \pm \delta v_i t_i$ and using the processive linear approximation to V_{ijk} .

CMOS Memory Circuits

res and res; the fall-time ty and the rise time t, of the output signal can be

$$t_r = (t_1 - t_1) + (t_2 - t_2) \approx \tau_{max} \ln \frac{0.9 V_{max}}{V_{max}} + \tau_{max} \ln \frac{V_{max}}{0.1 V_{max}} \ .$$

 $T_{max} = C_L (r_{meas} + 2r_{meas}) , T_{mea} = C_L (r_{meas} + 2r_{meas}) ,$

 $t_s = (t_2 - t_1) + (t_3 - t_2) \approx T_{\text{clast}} \ln \frac{V_{\text{DAY}}}{0.1(V_{\text{co}} - V_{\text{co}})} + T_{\text{cross}} \ln \frac{0.9(V_{00} - V_{px})}{V}$ In those equations, designations SAT and TRI indicate MOS device

 $\tau_{\rm star} = C_L \tau_{\rm start}$, $\tau_{\rm ext} = C_L \tau_{\rm start}$.

operations in the saturation and triode regions of MOS devices, respectively, and VDEAT is the drain-source voltage at which the carrier velocity saturates. V_{rest} is not only a function of the critical electrical field strength at which the currier velocity saturates Ep but also of the effective channel length of the MOS device Leg and the voltages Von Vv and Van [315] as

$$V_{DSAT} = \frac{E_c L_{eF} \left[V_{oS} - V_{\Upsilon}(V_{BQ})\right]}{E_c L_{eF} + \left[V_{oS} - V_{\Upsilon}(V_{BG})\right]} \ , \label{eq:VDSAT}$$

where Vox is the gate-source voltage of the MOS device.

To shorten the duration of signal-transients, resistances res. res. res. and the voltage V_{DSAT} can be manipulated in the design by varying the effective channel width $W_{\rm eff}$ and length $L_{\rm eff}$ and by adjusting the gatesource voltage Vox in each individual MOS device MD, MS and ML, but only within the boundaries imposed by the DC and AC conditions of operation. For large A, and CMRR the AC analysis suggests large ran La and r_{ab} but the expressions of transicut times t_c and t_c indicate that all r_{ab} and r_{ab} about be small for abort sensing time. This tradeoff, A_c and CMRR versus t and t, is allevisted in most practical designs by the previously described switching from initial large re and re to small re and small output signal appolitude.

Reductions in t_e and t_e, by increasing W_{eff} in devices MD, ML and MS, are limited by restrictions in layout area, power dissipation, substrate current and input capacitance of the sense amplifier, while the minimum La is determined by the processing technology. The magnitude of the output-load capacitance C₁ of the sense amplifier depends mainly on the architecture of the memory array through parasitic capacitances of long interconnects and by the input capacitances of the circuits driven by the sense amplifler. By placing a buffer amplifler in the immediate vicinity of the sense amplifier output the caracitance C, can greatly be reduced.

Apart from decreasing $r_{\rm sta}, r_{\rm sta}, r_{\rm sta}$ and $C_{\rm L}$ a widely applied method to veloce t, and t is the limitation of the output signal awing Δv_c to an small optimized voltage (Section 3.3.6.5).

In both full-swing and optimized-semplitude operation modes only one of both appearing output signals, the rising one, can be accelerated by the simultaneous switching of both load devices MP4 and MP5 from high to low drain-source resistances. This aimultaneous switching of load devices is a fundamental drawback of the simple differential voltage sense amplifier in obtaining fast sensing operation.

3.3.3 Full-Complementary Differential Voltage Sense Amplifier

3.3.3.1 Active Load Application

The full-complementary sense amplifier (Figure 3.23) reduces the duration of the simpl-transients by using active loads in large-signal switching and improves the small-signal amplification A, and common mode rejection ratio CMRR by providing virtually infinite load resistances and approximately constant source current of the inception of signal persons In these sense amplifier the active load is implemented in transistors MP4 and MP5, and transistors MN3 and MP6 serve as suitchable source devices. When devices MN3, MP6 and MN7 are activated transistor triad MP4-MP5-MP6 operates with triad MN1-MN2 $\mathrm{MN3}$ in synergy, and together they form a high-speed complementar push-pull amplifier



Figure 3.23. Full-complementary differential voltage sense amplifier.

The operation of the active-local finl-conglementary, differential volume state amplifier in tenths to the cell of persivally described interest consideration of the cell of

through device MN1 or MN2. The activation of high-current device MN7 shunts source transistors MN3 and further accelerates the output-signal development. For fast signal pull-ups the drain-source current of device MP6 is also high.

3.3.3 2 Analysis and Design Considerations

All methods and results of DC, AC and transacrt analyses used previously in the examination of the basic and simple differential voltage sense amplifiers (Sections 3.3.1 and 3.3.2), can also be applied to the analysis and design of the full-complementary differential sense amplifier. The operation of the full-complementary sense amplifier may be divided into three segments (1) small signal emplification, (2) signal pull-down and (3) signal pull-down and (3) signal pull-down perticipating in these three operational segments (Figure 3.24) demonstrate the affinity between the full-complementary and the basic and simple differential sense amplifiers.

Small-signal amplification Stanol pull-down Signal pull-up

Figure 3.24. Devices participating in small-signal amphification,

large signal pull-down and pull-up. The full-complementary differential sense amplifiers' speed-power product can be enhanced by designing its operation so that at an optimum output Visitige Weing (Section 3.3.6.) $\Delta n_{\rm w} = \Delta n_{\rm w} < \delta n_{\rm w} / n_{\rm w}$ into a food devices MM1 or MM2 and simultaneously one of both devices MM5 or MM2 and simultaneously one of both devices MM5 or MM2 cut off in a complementary-differential finishm. The selective cut of the signal transfer. Using MM2 cut off in a complementary-differential finishm. The selective cut signal startester, times and the power dissipation. Moreover, signal amplitude literature by turning off devices MM3, MM6 and MM7 at $\Omega_{\rm sign}$ ordanes the propagation delay and power of the signal transmission between the sense supplies and the signal transmission between the sense supplies and the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the signal transmission between the sense supplies and the result of the signal transmission between the sense supplies and the sense supplies and the signal transmission between the sense supplies and the signal transmission between the sense supplies and the signal transmission between the sense supplies and the sen

The operational speed of the fall-complementary differential angular court is often his below by implementary entrainers MC1, MC2, MC2 and MC3 at zero-fersibel-4-rodage devices in separate p and p with an MC3 at zero-fersibel-4-rodage devices in separate p and p with the following properties of the following properties of the following properties of the higher $V_{\rm cor} = V_{\rm cor} + V_{\rm$




Figure 3.25. Reduction of back-gate bias effects by well separation.

The full-complementary differential sense amplifier is able to combine high initial gain, common mode rejection ratio and fast operation, and has a large input and a small output impedance. The operation can be made even faster by using positive feedback (Sections 3.3.4 and 3.3.5) which provides an enhanced initial differential appolitication and an instant data rewrite into the memory cells at destructive read-out.

3.3.4 Positive Feedback 3.3.4.1 Circuit Operation The positive feedback in differential sense amplifiers (1) makes poss-

ble to restore data in DRAM cells simply, (2) increases differential gain in he amplifier, and (3) reduces switching times and delays in the sense

The positive feedback differential amplifier (Figure 3.26) has two dataals III and III, and each of both terminals nots as a common input and



212 CMOS Memory Circuits

output for the circuit [317]. In the circuit, a simple crosscoupling between the drains and gates of devices MN1 and MN2 implements the positive feedback

Before the start of the positive-feedback sense operation, the accessed memory cell generates a small voltage difference $\langle 0\rangle - \langle 1 0\rangle$ on the biffine small control of the starts and on the starts are small control of the starts and the starts amplified so that the starts are small control of and feedback devices MNS and odd devices MNS and MNS are tunned off and feedback devices are biased to operate in the astunction start of the starts and the start of the starts of the starts of the starts of the starts of the start of the start of the start of the starts of the starts of the start of the starts of the st




Figure 3.27. Input/output, common mode and source signals.

3.3.6.2.) at the time t= t_e . After t= t_e both potentials $v_e(t)$ and $v_e(t)$ of nodes \underline{t} and \underline{t} full simultaneously toward V_m through the dynamic drain-source resistances t_m , t_m and t_m of devices MN1, MN2 and MN3 and, con-

currently, potential difference $v_i(k) + i(k)$ increment. As $v_i(k)$ and $v_i(k)$ (in all $v_i(k) + i(k)$ potential $v_i(k)$ potential v_i

3.3.4.2 Feedback Analysis

sisters MN1 and MN2.

Positive feedback effects can exist exclusively in the operating region where the complex loop gain A,A, satisfies the Barkhausen criteria

$$\dot{A}_1 \dot{A}_2 = A_1 e^{-\mu_1} \cdot A_2 e^{-\mu_2} > 1$$

Here, without the muserical subscripts, Å is the complex amplification, A is the low-frequency small-signed gain, and on its the biase subscripts for con half of the bisocted symmetrical differential sense amplifier. In mirro-symmetrical feedback amplifiers the Barkhausen criteria defines (we requirements)

$$A^2>1$$
 and $p_1+p_2\pm\Delta p=2\pi\,n$,

where n=0,1,2,... and $\Delta p=|p_1-p_2|\to 0$. Both requirements should be fulfilled for a possible wide range of $v_i(t)$ and $v_i(t)$ rather then in a small vicinity of $V_{i,k}$ to benefit from the effects of positive feedback. The differential gain $A_{i,k}$ of a differential positive feedback sense amplifier $B_{i,k}$ and $B_{i,k}$ the first positive feedback sense amplifier $B_{i,k}$ and $B_{i,k}$ the first positive feedback sense amplifier

 $A_a^{i} \pi A_a^i \approx -g_{aa}^{-2} r_a^2$, where A_a is the differential amplitudes on without feedback, g_{aa} and r_a see the transcendingtone and the drain-source resistance of the driver tranTransfer endprise of positive facilities applied as, even in relativestary representation we embrace who must of the endposition for the embrace of the endposition for the embrace which determine the cases (sign 4/3) and 4/3). To simplify the analysis of the large gain and off (pigra. 12.3) absences, two impossition of the endposition of the endposition of the embrace of the endposition of the embrace of th




Figure 3.28. Large signal model.

If the sense amplifier starts to operate at t=t, and the load devices MP4 and MP5 are turned on at t = t_{lat}, then the time of the differential

signal development t_d can be approached as a sum of two terms

$$t_{g}\!=\!(t_{SAT}\!\cdot\!t_{g})\!+\!(t_{CS}\!\cdot\!t_{SAT})$$

where $t_{\rm cs}$ is the time when the signal $v_i(t)$ or $v_i(t)$ reaches the amplitude of 0.1 Von or 0.9 Von whichever appears earlier.

Term (t_{terf}-t_e) may first be approached by assuming that the source voltage v₄(t) = v₄(0) = Constant, and by modeling the crosscoupled circuit of MN1 and MN2 as a primitive flip-flop or static memory cell (Sections 2.4 and 2.5) in which the load devices are of extremely high resistances. When a perfectly symmetrical flip-flop brought to its equilibrium voltage $v_o = v_o(0) = v_o(0) = v_{out}(0)$ an infinitely small initial voltage jump $\Delta V_o I(t)$ causes exponential changes on both node voltages v.(t) and v.(t);

$$v_1(t) = v_{cst}(0) - \Delta V_1 e^{\frac{t}{\tau}} \quad \text{and} \quad v_2(t) = v_{cst}(0) + \Delta V_2 e^{\frac{t}{\tau}} \tau \ ,$$
 where v_{cst} is the drain-source voltage of the driver device. MN1 or MN2,

and T is a constant, as it is known from the feedback theory. In this positive feedback voltage sense amplifier, however, the source voltage v_s(t) changes with time, and v_s(t)=v_s(0) is valid only at t_s. For an arbitrary $v_n(t)$, with $v_n(t) - v_n(t) = V_{pq} - v_n(0)$, may be written

$$v_1(t) = V_{tt} - v_1(0) - V_1(V_{t0}) + v_1(t) - \Delta V_0 e^{\frac{1}{2}},$$

 $v_1(t) = V_{tt} - v_1(0) - V_1(V_{tt}) + v_1(t) - \Delta V_0 e^{\frac{1}{2}}.$

where Ve is the threshold voltage, and Vec is the substrate bias. A subtraction of $v_i(t)$ from $v_i(t)$, at the assumption of constant and identical a threshold voltage V_v for the transistors MN1 and MN2, results the differential voltage change v.(t) from t, to t_{tall}

$$\mathbf{v}_{r}(t) = \mathbf{v}_{r}(t) - \mathbf{v}_{r}(t) = 2\Delta V_{o} \mathbf{e}^{\frac{1}{160^{\circ}}}$$

and the time until either MNI or MN2 enters to its triade meion

$$t_{SKT} - t_e = T_{SKT} \ln \frac{v_{\ell}(t_{SKT})}{2\Delta V_e} \ . \label{eq:tskT}$$

At the assumptions that devices MNI, MN2, MP4 and MP5 are of identical sizes, and both devices MNI and MN2 operate in the soturation region, the time constant T_{tor} may be approximated by

$$\tau_{\text{SAT}} \approx \frac{C_{\text{ii}} + C_{\text{co}} + 4C_{\text{co}}}{\beta [V_{\text{ex}} - v_{\text{e}}(0) - V_{\text{e}}(V_{\text{ex}})]}$$

where C_{μ} is the bittine especiment, $C_{\mu\nu}$ and $C_{\mu\nu}$ are the gate-source and gate-drain especimenes for devices MN1, MN2, MP4 and MP5 and β is the gain factor for devices MN1 and MP2. By applying this $\tau_{\mu\nu\gamma}$ and secting $\nu_{\nu}(t_{\mu\nu\gamma}) = \nu_{\nu}(\nu_{\mu})$ the duration of $t_{\mu\nu\gamma}\tau_{\nu}$ can be estimated.

in the colimation of the time-priorid $(x_{\rm reg}, h_{\rm reg})$ be presumption that $(x_{\rm reg})$ the time point $(x_{\rm reg})$, when the rising point $(x_{\rm reg})$ $(x_{\rm$

$|t_{CS}-t_{KAS}| \le |t_{CAS}-t_{CAS}| = T_{TRS}(\ln 0.9(V_{DS}-V_{PR})/V_{DRAS}), T_{TRS} = C_1 T_{DRAS}$

where C_c is the load capacitance on node [I] or [I], r_{emp} is the effective drain-source resistance of MP4 and MP5 in the triode region, on V_{toxr} is the velocity saturation. Since, in numerous designs clock ϕ_c drives a

than burbay. In such a design, simply

multiplicity of MP4s and MP5s, the swetching time
$$t_{i_0}$$
 of ϕ_{i_0} can be longer
than t_{i_0} , t_{i_0} . In such a design, simply
$$t_{i_0} \circ t_{i_0} = t_i$$

ren be used.

The presented equations indicate that the differential signal development time t, can be reduced by increased \(\Delta V_{in} \) and decreased time constants Tory and Tore Furthermore, the observation that the time function of the average differential output voltage v,(t) follows the time function of v.(t) allows to reduce t, by finding the optimum waveform for v.(t). A quicker fall time of v.(t) results in shorter t. The optimization of the waveform of v_s(t) may be approached as a time optimum control problem [319], but in reactice the DC and AC design conditions and the operation margins limit the shaping of v_s(t) to a certain fall-time.

3.3.5 Full-Complementary Positive-Feedback Differential Voltage Sense Amplifler

The full-complementary positive feedback sense amplifier (Figure 3.29) improves the performance of the pregously analyzed simple position feedback amplifier (Figure 3.26) by using an active load circuit constructed of devices MP4, MP5 and MP6 in positive feedback configuration F3203.

In practice, device pairs MP4-MP5 and MN1-MN2 can not be completely matched deseite execfully symmetrical design. Usually the nonsymmetricity between the p-channel MP4 and MP5 is more substantial than that between the n-channel MN1 and MN2, because most of the CMOS processes optimize n-channel device characteristics. To avoid a large initial offset resulting from the added effects of unbalances in the nand p-channel device pair, source devices MN3 and MP6 are not turned on simultaneously, but first the n-channel and later the p-channel complex is

activated by impulses & and & respectively The delayed activation of transistor triad MP4-MPS-MP6 by clock it. results that until the time MP6 is turned on, device triad MN1-MN2-MN3

218 CMOS Memory Circuits

operates alone and can be analyzed the same way as shown previously for the simple positive feedback sense amplifier (Section 3.3.4),



sense amplifier circuit. (Source [320].)

When the strate signal on the billine is large enough, $e_{\rm g}$, when the distinution variety of earlier MN14 or MN2 reaches the situation variety of earlier MN14 or MN24. The activated feedback is MN14MN34MN5 the activated feedback in MN14MN35MN5 interacted feedback in MN14MN35MN5 interacted as given as in the deposition (and esistates as $(r_{\rm e}/0) = r_{\rm e}/0) = r_{\rm e}/0.0 = r_{\rm e}/$

DC and AC formulas (Sections 3.1-3.4) can be reapplied in the DC and AC analyses of this circuit also.

In the transient analysis, the differential signal development time to during the presence of impulse ϕ_{0} until the appearance of clock ϕ_{0} is determined by the switching time of the n-channel triad to, and thereafter t is dominated by the transient time of the p-channel triad t. (Figure 3.10). With the assumptions used in the transient analysis of the previously discussed positive footback differential voltage sense amplifler (Section 3.3.4.2) the sense-signal development time in the full-complementary positive feedback differential voltage sense amplifier t. may be



Figure 3.30. Output signal development

approached as

$$t_{a}=t_{an}+t_{ap}=\tau_{an}\ln\frac{V_{BSST}}{2\Delta V_{0}}+\tau_{an}\ln\frac{0.9(V_{DD}-V_{pp})}{V_{DBAT}}$$

where

$$\begin{split} & \tau_{\rm obs} \approx \frac{C_{\rm in} + C_{\rm core} + 4C_{\rm core}}{\beta_{\rm X}[V_{\rm PL} - v_{\rm x}(0) - V_{\rm Ph}(V_{\rm bo})]} \quad , \quad \tau_{\rm off} \approx \frac{C_{\rm in} + C_{\rm core} + 4_{\rm core}}{\beta_{\rm X}[v_{\rm in}(0) - V_{\rm Ph} - |V_{\rm ty}(V_{\rm ex})]]} \quad , \end{split}$$
 indices N and P designate n- and p-channel, devices, $V_{\rm DAT}$ is the

saturation voltage, AV, is the amplitude of the initial voltage difference generated by the accessed memory cell on nodes [I] and [I], V_{ex} is the precharge voltage, Cu is the bitline capacitance, Cos and Con are the gatesource and gate-drain especitances, and B is the individual gain factor for devices MN1, MN2, MP4 and MP5, v₂(0) and v₄(0) are the initial potentials on the drains of device MN3 and MP6. V. is the threshold voltage and Var is the backgate bias. The equation of t, demonstrate that in a full-complementary positive-

feedback differential sense amplifier quicker operation can be obtained by increasing the gain factors β_H and β_P , by decreasing the parasitic gatesource capacitance Cos and gate-drain capacitance Con of the n- and nchannel latch devices MN1, MN2, MP4 and MP5, and by decreasing the bitline capacitance Cm. Additionally, reductions in the fall time of ve(1) and in the rise time of ve(1) also shorten to

3.3.5 Enhancements to Differential Voltage Sense Amplifiers

3.3.6.1 Approaches The performance of sense circuits can be improved by adding a few devices to the differential voltage sense amplifier. From the great variety of possible enhancements to the basic amplifier the evolution of the

memory technology seduced the number of approaches to a few which can (1) Temporary decoupling of the bitlines from the surren amplifiers.

be efficiently implemented in CMOS memories

- (2) Separating the input and output in feedback sense amplifiers.
- (3) Applying switchable constant current sources to the source devices.

(4) Onlimizing the output signal amplitude.

Approaches (1) and (2) decrease the capacitive load of the sense amplifier. By approach (3) the sense amplifier's source resistance is virtually increased to achieve high pain, and by approach (4) the amount of switched charges an electromed.

3.3.6.2 Decoupling Billine Loads

In memories that are designed with positive-feedback differential voltage sense amplifiers, obtainable sensing peeds are greatly reduced by the high load capacitance (C₃ = coupled to the sense amplifiers. Generally, C₅ is dominated by the especiators of the memory cells connected to the billion and by the stays-opsetzene of the billion itself. A significant decrease in capacitance (C₅ requires major modifications in process technology and in sense considerable).

By a small design alteration, C₁ may be reduced by placing a pair of MOS devices MT1-MT2 (Figure 3.31), or a pair of preamptifles, next to the sense amplifler inputs to decouple the bitline capacitance from the sense amplifler for the time of the initial high-gain amplification.



Figure 3.31. Decoupling of bitline capacitances from a sense amplifier.

222 CMOS Memory Circuits

At the time 1, decoupter devices ATII and ATII are insent on the concent removing of agreements a small signal difference $t_{AA}(t)$, and the limite and on the impact of the amplifier. Desiring this time, the same simplifier is baseline and the lead on its impact septem does $(C_{AA}) = C_{AA} = C$

The switching of MT1 and MT2 may be eliminated by the application of depletion mode translators and by cross-coupling MD1 and MD2 (Figure 3.32). Preamplification in addition to decoupling can be obtained



Figure 3.32. Decoupling provided by depletion mode and cross-coupled devices.

if MTI and MTZ are designed to operate as a charge transfer or as another nondifferential some amplifier (Section 3.6). The use of prescriptifiers on positive-feedback sense amplifier, nevertheless, may not result in a positive-feedback sense amplifier, nevertheless, may not result in a respectable speed improvement, because the increase in offsets and in puratific capacitances and the presumplifiers' inherent delay counternet the speed gain obtained by presumplifieration.

A widely applied sense amplifier (Figure 3.33) incorporates the decoupler transitions MT1 and MT2 by taking advantage of the sequential activation of n and p-channel transistor triads MN3-MN4-MN45 and MP6-MP7-MP8. Initially, clock φ_0 activates the n-channel triad and clock φ_0



Figure 3.33. Sense amplifier incorporating decoupler device (Derived from [320].)

ums devices NTI and MT2 on MT1 and MT2 are named of $\Gamma_{\rm c}$, becomes when the differential again $\sqrt{I}_{\rm c}$ became noting [10.4] and $\Gamma_{\rm c}$ and the minimum signal amplitude that is described by the same amplifier. From this time, MCN1-MAMSON can amplify $\lambda_{\rm c}$ and $\Gamma_{\rm c}$ between experience $\Gamma_{\rm c}$ is decoupled from mode [3] and [3]. Dering this time $\Gamma_{\rm c}$ regarders or each node $\Gamma_{\rm c}$ and $\Gamma_{\rm c}$ when $\Gamma_{\rm c}$ is decoupled from mode [3] and [3]. Dering this time $\Gamma_{\rm c}$ regarders or each node $\Gamma_{\rm c}$ and $\Gamma_{\rm c}$ when $\Gamma_{\rm c}$ is decoupled from mode [3] and [4]. The $\Gamma_{\rm c}$ is decoupled in time the same simplifier provides a region completenatory large signal armofficientor. The versical signal armofficientor, $\Gamma_{\rm c}$ which is the device of $\Gamma_{\rm c}$ in the same simplifier may significantly be roboted by the temporary decoupling of the large blades concludes a produced the $\Gamma_{\rm c}$ is temporary decoupling of the large blades concludes a final similar to the contribution of the resultance time $\Gamma_{\rm c}$ is the complete of the manifer time $\Gamma_{\rm c}$ in the resultance time $\Gamma_{\rm c}$ is the complete of the manifer time $\Gamma_{\rm c}$ in the resultance time $\Gamma_{\rm c}$ in the $\Gamma_{\rm c}$ is the resultance time $\Gamma_{\rm c}$ in the $\Gamma_{\rm c}$ in the resultance time $\Gamma_{\rm c}$ in the $\Gamma_{\rm c}$ in the resultance time $\Gamma_{\rm c}$ in the $\Gamma_{\rm c}$ in

3.3.6.3 Feedback Separation

implemented mostly by crosscoupling of two simple inverting amplifiers




Figure 3.34. Feedback separating in a sense amplifi

The crosscoupling renders an input and an output to a common node. which makes the input and output load capacitances the same.

A separation of the input from the output at retaining the positive ferdback (Figure 3.34) can decrease the load capacitance of the output C. The reduced C_{Le} shortens the signal transient times t_p, t, and t_p, while the positive feedback enlarges the amplification A, at the tradeoff of increased complexity [321]. Without complexity increase, but at the sacrifice of some feedback effects, very fast sensing can be provided by combining the nonfeedback tried MN1-MN2-MN3 with a feedback active-load MP4-MP5-MP6 (Figure 3.35) in single amplifier circuit. Variations of the positive feedback circuits, which feature with separate input and output terminals, are applied generally to memory cells which allow for nondestructive readouts, e.g., in SRAMs, ROMs and PROMs

Figure 3.35. Feedback active load with penfectback smu

3.3.6.4 Current Sources

A current structe device keeps its output or source current 1, approximately continue and, Standay, provides a very large conjurt existence; In the differential scriptions on A, and consume note rejection enter (ARR of the Continue and Con

To combine short t_0 , t_k , t_k and t_k with high initial A_k and CMRR a current source [322] (Figure 3.56), in which the output transistor MS1 can be shunted by a high-current swhich teneristic MS2, may beneficially be used. At the start of a sense operation, MS2 is turned of t_k and all other



Figure 3.36. Current source for sense amplifier.

devices operate in the saturation region. The source current \mathbf{l}_p in the saturation region, may be estimated by

$$I_s = \beta_s (V_{sq} - V_{Ts})^2 (1 + \frac{\lambda}{1} \cdot V_s) \ , \label{eq:spectrum}$$

and due to the current mirroring

$$I_a = \frac{\beta_a}{\beta_S} \, I_{ef} \quad , \quad I_{ef} = I_{CI} = I_{CI} \quad , \label{eq:Ia}$$

Since the reference current $I_{\rm eff}=I_{\rm p}=I_{\rm q}$ and the gate voltage of MP4 $V_{\rm ce}=V_{\rm go}$, $V_{\rm co}$, the gate voltage of MN3 $V_{\rm co}$ may be expressed as

$$V_{os} = V_{os} = \frac{\left(\frac{\beta_1}{\beta_3}\right)^{\frac{1}{2}} V_{too} - V_{ro}(V_{oo}) - V_{ro}}{\left(\frac{\beta_1}{\beta_3}\right)^{\frac{1}{2}} + 1} \ .$$

In the equations, subscripts 1, 3 and 4 indicate devices MS1, MN3 and MP4, V_G is the gathe-source voltage, β is the gain factor, λ is the channel length modulation factor, L is the channel length and V_G in the voltage on node |S|, V_N and V_{m} are then and p channel threshold voltages. With V_{GR} , U_{L} , λ and B, the cupture resistance

$$r_{\rm e} = r_{\rm ei} = \frac{2}{\lambda \beta_1} \frac{L_1^2}{W_1} (V_{\rm GI} - V_{\rm TN})^{-2} \ . \label{eq:resolvent}$$

can be designed by varying MS1's channel width W_1 and, in turn, by intering, its drain-source resistance r_{i1} . Stant device MS2 is turned or, when the same signal analyte exceeds the noise levels, and its small drain-source resistance r_{i2} in parallel coupling with r_{i1} results in high I_{i2} , low r_{i1} and short, r_{i1} , r_{i2} and r_{i2} .

The output resistance r_n of the previously described current source maybe increased by making use of additional transistors MNS and MS6 (Figure 3.37) in the circuit. An analysis of this circuit's Norton equivalent shows that the output resistance r_n is

$$r_{\rm a}\!=\!r_{\rm ct}+r_{\rm ct}+r_{\rm ct}+r_{\rm ct}\,r_{\rm ct}\,(1\!+\!d)\,r_{\rm ct}$$

where indices 1 and 3 designate transistors MS1 and MN3, r_a is the drain-source resistance, $d=1/g_a(\partial I/\partial V_{BO})$, g_a is the transconductance, and V_{BO} is the backgate bias.



Figure 3.37. Improved current source.

The implementation of current sources in CMOS RAMs seems to require large allices on text. Neverthereds, in most of the CMOS RAM designs, a single current source can be used to a multiplicity of season amplifiers, which allows for efficient circuit a youts. CMOS sense amplifiers designs, yet, apply very soldom current sources to provide larges amplifier designs, yet, apply very soldom current sources to provide larges and printing multi again sensing the hard resistances are very high anyway, because the local devices are hunted off, and appear as open circuits with yet, with Leakones current to the drive impossible.

3.3.6.5 Onlimum Voltage-Swing to Sense Amplifiers

A widely applied module is improve speed and power performances of many tesses amplifies in the limitation of the conject or of the common importance, signal seving h_{ij} , to a small optimized violage; using h_{ij} and h_{ij} the same supplied, h_{ij} and h_{ij} and h_{ij} of the create, that it derives by the sames applied, h_{ij} and h_{ij} a

$$t_{_{S}} = t_{_{T}} \sim \frac{C_{_{L}}}{\beta V_{Geff}} \ln \frac{V_{Geff} - V_{_{S}}(0)}{V_{_{\Psi}}(0)} \ . \label{eq:ts}$$



Figure 3.38. Simplified discharge model

Here, V_o is the output log.0 level required to drive the logic circuit that follows the sense amplifier. The equation of t_o shows that both V_{GH} decreases and the logarithm of V_{GH} increases the switching time t_o and, thus, t_o curves a minimum over an optimum output voltage swing v_{eq}

(Figure 3.39). At $\nu_{\rm sp}$ the power dissipation of the sense amplifier approaches a minimum also.



Figure 3.39. Optimum voltage swang

In addition to substantial improvements in speed and power characteristics, the reduction of voltage swings becomes imperative in designs for deep-submirromster CMOS technologies. Reduced voltage swings, samely, results in decreased hor-carrier emissions, cross-talkings and notices, and operation mangio degradations.

For output voltage weing limitation [22] the two most volcity was characteristic search amplitude timing (fixed willow) and the voltages classing (fixed voltage). Amplitude timing can easily be implemented by describing the seas neighfies $\pi(s)/0$, $\pi_{s,w}$ if the time point $t_{s,w}$ was $\delta_{s,w} = \delta_{s,w}$ (Figure 3-46b). Applications of the fixed time technique, both $\delta_{s,w} = \delta_{s,w}$ (Figure 3-46b). Applications of the fixed time technique (analysis) are presented in the season of the fixed time technique (analysis). The present the season of the fixed time technique (analysis) are presented in the season of the seas

aiso for limiting over- and under-shots of the signals on the bit- and




Figure 3.40. Voltage swing limitation by fixed tin

3.4 CURRENT SENSE AMPLIFIERS

3.4.1 Reasons for Current Sensing

The fundamental reason for applying current-mode some amplifiers in some circuits is their small input impedances and, in cross-coopied feedback configuration, their small common impulsators impedances. Benefits of small input and imput output impedances, which are coupled to a bitline, include significant reductions in steme circuit delays, voltage swings, cross talkings, substante currents and substrate voltage modulations.

The reduction in sense circuit delays, that results from the use of current amplifier, can be made plausible by comparing the voltage signal v(t) and the current signal i(t) which appear in the simplified Thevesin



(b)

Figure 3.41. Simplified equivalents of a voltage (a) and a convent (b) some circuit.

equivalents of the voltage (Figure 3.41a) and of the current (Figure 3.41b) sense circuits. In these sense circuit equivalents, the accessed memory cell is represented by a voltage generator v_e(t) and a resistor r_s, the bitline load is simplified to a canacitance C, and a resistance R, the voltage amplifier's impedance is modeled by an open circuit, and the current amplifier's impedance is comprised in a small resistance r., Operator immedances for each of the curivalent circuits are

(a) $Z(p) = (r_d + R_L)C_L + \frac{1}{pC_L}$ and (b) $Z(p) = (r_d + R_L) + \frac{r_c}{pr_cC_L + 1}$. Assuming that the generator voltage is an ideal voltage jump v./t) = V.1(t) then its Laplace-transformed is V./p. The reverse Laplacetransformation of the bitline current s(t) for both equivalent circuit may be written as

$$i(t) = \frac{V_0}{r_c + R_L} e^{-\frac{1}{r}} \ ,$$
 and from i(t) the approximative full and rise times $t_c = t_c = 2.2 T$ can be

obtained. For the voltage amplifier's equivalent $T_n = (r_n + R_n) C_1$ while for the current amplifier's equivalent Tenf(re+ Re|te)Ca. Evidently, the sense circuit with the current amplifier has a much smaller T than the circuit with the voltage amplifier does, i.e., $\tau_c <\!\!< \!\!\tau_u$ because of the shunring effect of r. The smaller T results that the current sense circuit provides shorter to and I, than the voltage sense circuit does, and this is manifested clearly by the normalized current and voltage transient signals i.ft), i.ft), v.ft) and v.(t) (Figure 3.42). Here, the signals are obtained from the equation of i(t), and indices e and v designate current and voltage sense amplifiers respectively, and parameters r., R. and C. are the same for both the current and the voltage sense circuits




Figure 3.42. Comparison of transient signals appearing in voltage and current sense circuits.

In stems circuits where the billine has to be modeled as a distributed parameter network, the simple Nation capitates of the circuit periods ($\gamma = 1.00$) and $\gamma = 1.00$. The proposition delay of a volume and confidency in a column capital $\gamma = 1.00$ and $\gamma = 1.00$ are convenient amplifier $\gamma = 1.00$ and the of a current section amplifier $\gamma = 1.00$ and convenient current generator with transconductance $\chi_{\rm in}$ and output restinates $\gamma_{\rm in}$ defined in a incremental quantities $(\gamma = 1.00)$ and $(\gamma = 1.00)$




Figure 3.43. Sense circuit equivalent modeling the bitline as a distributed parameter persecrit

signal is assumed to be a linear ramp agast, may be obtained by applying Laplace-transforms, and the reverse Laplace-transforms for t_j results [324]

$$t_p \approx \frac{n^2RC}{2}\frac{r_p + \frac{nR}{3} + r_{2A}}{r_p + nR + r_{AA}} + r_p r_{AA} + 0C \frac{1}{r_{pp} + nR + r_{AA}}$$
.

For voltage amplifiers $r_{A+} \rightarrow \infty$ while for current amplifiers $r_{A+} \rightarrow 0$, thus

For voltage amplifiers $r_{as} \to \infty$ while for current amplifiers $r_{as} \to 0$, thus the signal delay of the voltage amplifier t_{as} and of the current amplifier t_{as} may be approximated as

$$t_{\rm je} \approx \frac{n^2 RC}{2} \left(1 + \frac{2 r_{\rm po}}{nR}\right) \ \ \text{and} \ \ t_{\rm pe} \simeq \frac{n^2 RC}{2} \frac{r_{\rm po} + \frac{nR}{3}}{r_{\rm po} + nR} \ \ .$$

Since $nR < c_{\mu\nu}$, then $t_{\mu\nu} > t_{\mu\nu}$ which indicates the superiority of the current sense amplifier.

By the amplification of current signals rather than voltage signals, the voltage sample of the current signals rather than voltage signals, the voltage sample current signals amplifications

and substrate voltage modulations and, in turn, in increased reliability of memory operations.

Current smpllification in memories are implemented almost exclusively in feedback circuits. Yet, numerous feedback circuits other than current

and the second s

The following brief overview of feedback circuits is an aid to find the feedback type that approaches optimum in the sense circuit design.

3.4.2 Feedback Types and Impedances

Commonly, a feedback system comprises a main amplifier with a gain A and a feedback circuit with a gain or attenuation B (Figure 3.44). The




Figure 3.44. General foodback system.

scd-loop gain or amplification in both negative feedback A⁽¹⁾ and attive feedback A⁽²⁾ are hyperbolic functions of the open-loop gain AB

$$A^{(-)} = \frac{s_a}{s_c} = A \frac{1}{1 + AB}$$
, $s_c = s_a + Bs_o$

$$A^{(e)} = \frac{s_o}{s_i} - A \frac{1}{1 - AB}$$
, $s_i = s_o + Bs_o$.

Since the input signal a can be either a voltage, v. or a current i, and the outrot signal s. can also be a voltage v. or a current i.: four combinations [325] of these parameters results in signal amplifications (Table 3.3). Each

Types Parameters	Voltage	Current	Transfer Impedance	Transfer - Admittane
	. v.	. 4	, v,	. i,

Types Parameters	Voltage	Current	Transfer – Impedance	Transfer - Admittane
Amplification	$A_v = \frac{v_s}{v}$	$A_c = \frac{i_s}{i}$	$A_z = \frac{v_o}{i}$	$A_{Y} = \frac{i_{s}}{v}$

Parameters	Tomage	Carren	Impedance	Admittage
Amplification A	$A_v = \frac{v_u}{v_c}$	$A_{c}=\frac{i_{a}}{i_{c}}$	$A_{z} = \frac{v_{o}}{i}$	$A_{\mathbf{Y}} = \frac{\mathbf{i}_{\mathbf{x}}}{\mathbf{v}_{i}}$

Amplification A	$A_v = \frac{v_u}{v_c}$	$A_C = \frac{i_a}{i_c}$	$A_3 = \frac{v_3}{i}$	$A_{Y} = \frac{i_{s}}{v_{s}}$
Input Impedance	(1± AB)	1	1	(1± AB)

Z1/Z1(A) Output -Impedance 1+AB

Zn/Zn(A)

Configuration Series -

1+ AB Parallel -Series Z - feedback input-impedance

Parallel

I± AB (1 ± AB)

Parallel -

Parallel

Series

Z(A) - nonfeedback input-impedance

Z. - fordback outnut-impedance

Z (A) - nonfredback output-immedance Table 3.3. Feedback types and impodences (Source: [325].) All four foodback types have importance in designing sense simplifies to specific memory cells and architectures. Nevertheless, this implementation of the current supplifier results in such a combination of the purposes, small layout reason all high memory reliability which is difficult to match by other approaches in random access memory circuits. The cloud implementation of current supplifiers may widely vary, and the following sections discuss the basics of those that have gained applications or have good potentials for finance used is season from the control of the

3.4.3 Current-Mirror Sense Amplifier

The traditional form of the primitive current amplifier is the current mirror amplifier (Figure 348). In the current mirror amplifier [326], if devices M1 and M2 are identical, then the hilline or input current i, is the same as the readline or output current i, because the gate-neutre voltage $V_{\rm CS}$ is common for both devices M1 and M2. If M1 and M2 differ only in



Figure 3.45. Current mirroring and multiplication

their severt extins W.S. exhermine they are identical, then the application of MOS current constions vields

$$i_e = \beta_e \frac{(1 + \lambda V_{DOD})}{(1 + \lambda V_{DOD})} i_e$$
, if $V_{DOD} \neq V_{DOD}$,
 $\left(\frac{W}{I}\right)$

$$\begin{split} i_{_{0}} = \beta_{_{Q}} \frac{\left(\frac{W}{L}\right)_{MC}}{\left(\frac{W}{L}\right)_{MC}} i_{_{0}} \ , \ \ \text{if} \quad V_{BGI} = V_{BGI} \,, \end{split} \label{eq:eq:equation_equation}$$

where $\beta_{i} = \beta_{i}/\beta_{i}$, β_{i} and β_{i} are the respective gain factors of M1 and M2, Vost and Vost are the respective desin-source voltages for M1 and M2, and), is the channel-length modulation factor, (W/L), and (W/L), are the respective aspect ratios of M1 and M2, W is the channel width, and L is the chemical length.

Current mirroring and multiplication by β_q are implemented usually by shorting the drain and gate of device M1 (Figure 3.46), rather than by using an extra bass voltage source Vos. An additional device M3 combines the bittime selection with the current sense circuit. In this circuit, the common gate voltage $V_{\rm ex}$ tends to increase when i, increases. An increased



240 CMOS Memory Circuits

 V_{Ob} however, reduces the drain-source resistance r_{ci} in M1, and V_{Ob} tends to decrease. At lifte changes in V_{Ob} , small variations in current i_i can be detected and amplified. The practical limit of the current amplification, k_i is set by the silicon surface area available for the output device M2 which is determined by the column or by the decoder pitch in most of the designs,

Designs for combining high current amplification and small area may apply a small-size linear amplifier A_m between the gates of M1 and M2 (Figure 3.47) or a positive feedback. (Sections 3.4.4, 3.4.6, 3.4.8-3.4.10).



Figure 3.47. Combining high current-amplification and small silicon surface area.

3.4.4 Positive Feedback Current Sense Amplifier

Very small input emistance and some balls in compensation of offsites an be provided by connecting non-ideal primitive current mine and provided by connecting non-ideal primitive current mine that the provided by the connecting non-ideal part of the property of the connection of t

and thus the gain in both [Vij - Vist] and Av, get attenuated while a considerable current change occurs. Since the closed loop gain is designed to be less than unity, the circuit is stable. To provide the near unity gain and minimum offsets all four devices MP1, MN2, MN3 and MP4 have the same gain factor B.



Figure 3.48. Simple positive feedback current sense amplifier. (Source: [327].)

The positive feedback, through devices MP1, MN2, MN3 and MP4, transforms the nonfeedback input impedance Z(A)w1/gat to the feedbackinnut impedance Z.:

$$Z_i = \frac{1}{g_{-1}}(1 - A)$$

Using the Thevenin equivalent of this circuit the amplification A may be approximated by

$$A \approx \frac{g_{m_1}}{g_{m_1} + \frac{1}{m} + \frac{1}{m}} \cdot \frac{g_{m_2}}{g_{m_2} + \frac{1}{m} + \frac{1}{m}} \le 1.$$

242 CMUS Memory Circuit

To ensure A<1 over the variation range of transcenduciances $g_{\rm en}$ s and team-source resistances $r_{\rm eft}$, and to provide initial bias after selection, an additional tubuliner bias current source $l_{\rm em}$ may be added to the circuit Here, subscripts 1, 2, 3 and 4 are added to the indices of $g_{\rm em}$ and $r_{\rm e}$ to designate transitions MPL, MNC3 and MPL, MNS3 and MPL.

The positive flexibles in MFH, MNZ, MNS and MNS results also in a offset compensation effect. Namely, the feedback mechanism begin an early the memory cell generated input voltage swing dv_s at very small amplitude, but compensates also the circuit inhalance induced offset voltage V_{dr} . Here, V_{gr} is the offset voltage without the positive feedback T_{gr} denotes the effect of positive feedback or V_{gr} , the total of the




Figure 3.49. A complete positive feedback current sense amplifier circ

recometer imbalances may arbitrarily be combined in a single term $\Delta V_{\rm w}$ and the offset voltage with positive feedback V. 50 can be approximated by $V_{eff}^{(s)} \approx V_{eff} + (1 + \frac{g_{m1}}{g_{m1}} A - \frac{g_{m3}}{g_{m1}} \cdot \frac{1 - A}{g_{m3}}) \Delta V_T$

The reduced offset voltage V. PSSV., allows for sensing of smaller input signals imbalances, the sensing can start earlier, and the total sense time becomes shorter.

A complete positive feedback current sense amplifier for static manuries (Figure 3.49) includes two positive feedback quads M1-M4 and MS-MR, two output transistors for current multiplication MO and M10. a current bias circuit M11-M15 and two bitline load pairs M16-M17 and M18-M19. Although this sense amplifier needs 19 transistors, vet, the transistors can be designed to near minimum sizes allowed by the reconsing technology. Designs with this circuit benefit in short data sense and transmission times, and in intensitivity to a large range of circuit personeser varietions

3.4.5 Current-Voltage Sense Amplifier

At destructive readout a rewrite capability may be obtained by combining a current sense amplifier with a voltage sense amplifier so that the benefits of current sensing may be retained (Figure 3.50). The currentvoltage sense appolities has two terminal pairs; one of both pairs D-D is for read data transfer, while the other pair WR-WR as for rewrite the sensed voltage or for write a new datum into the accessed memory cell. A datum emented by a memory cell on the biffine pair B-B appears as both a current difference $\Delta i = i_0 - i_0$ and as a voltage difference $\Delta v = v_0 - v_0$ When & ... and & ... activate both sense amplifiers, and when MTI and MT2 are on, Ai and Av are sensed and amplified by the respective current and voltage-mode sense amplifier. When the latch in the voltage-mode amplifier takes a stable state, ϕ_{ad} deactivates the current sense amplifier, Consequently, this deturn is either rewritten in the accessed memory cell.

CMOS Memory Circuits

or replaced by a new datum which may have appeared on the writelines WR and \overline{WR} when MT1 and MT2 are turned off.





Figure 3.50. A current-voltage sense amplifier distributed on the billine terminals.

Hefore sensing of a datum this circuit needs precharge and equalizing, the may be implemented either through MT1 and MT2, or through the current-mode amplifier, or by adding extra precharge devices. The peccharge delay is, untally, timed simultaneously with the word access delay, thus, if does not slow the memory operation.

Amplifier

An elegant implementation of positive feedback and requires only four equal sized transistors (Figure 3.51). All transistors assumed to be identical, and to operate in their saturation regions, and when clock \$\phi_{ext}\$ turns transistors M3 and M4 on, identical input voltages



(After [324].)

 V_{ν} , V_{ν} , adequate very like to the SM and Val. for input velopies V_{ν} , V_{ν} , adequate very like in one of solid in radiation of the SM and Val. He input velopies V_{ν} , and V_{ν} in the solid interval of the size V_{ν} , and V_{ν} in a reported furctions, but the footback at only gain provides a concentration of the footback at only gain provides a concentration of the footback at only gain provides a concentration of the footback at only gain provides a concentration of the footback at only gain provides a concentration of the footback and V_{ν} and V_{ν} in a concentration of the footback at only gain gain concentrations of the V_{ν} and V_{ν} in V_{ν} and V_{ν} in V_{ν} i

The analysis of this circuit [324] may be simplified by considering that the identical bitline voltages $V_g = V_{g_1} = V_{g_2} + V_{g_3}$ cause a virtual short circuit between the inputs. This virtual short makes plausible the amperance of a very low input impedance Z (Table 3.3)

$$Z_1 = \frac{2(g_{m3,4} - g_{m1,2})}{e^2}$$
.

Here, $g_{_{\rm o}}$ is the common transconductance of all devices at the fully balanced ideal state of the circuis, and indices 1, 2, 3 and 4 designate the $g_{_{\rm o}}$ in transitators M1, M2, M3 and M4. It follows that in the ideal case, when $g_{_{\rm o}} = g_{_{\rm o}}$ impedance $Z_{_{\rm o}}$ approaches zero, and if $g_{_{\rm o}} = g_{_{\rm o}}$ in regarding.


when $g_{a_1} = g_{a_2} = g_{a_3} = g_{a_4} = g_{a_4}$ and $g_{a_1} = g_{a_2} \ge g_{a_3} = g_{a_4} \ge g_{a_4} = g_{a_4}$ then Z_i is negative. A z_i may cause instability. Stability at little current loss can be obtained by keeping Z_i notifies and by choosing the bitline load

condition may be expressed as

resistance $R_n = R_Z = Z_z/2$. Using the equation of Z_t , the DC stable $R_ng_n > \frac{g_{n3s} - g_{n12}}{2}$

which indicates the importance of nonzero bitline load resistance. The presence of bitline capacitance Ca = Cg and dataline capacitance

Cn = C5 may cause signal ringing in the output current i,(t) when an accessed memory cell generates a rapid input current charge (Figure 3.52).



ideal current step on the input

A simple approximation of the current response i,(t) to an ideal I,amplitude current step-function with I_sl(t) may be obtained by applying the Laplace transformation method, at the assumptions that all parameters are linear, devices M1, M2, M3 and M4 are identical, offects of substrate bins voltages $V_{\rm hi}$ s are negligible, and the drain-source conductance of the transistor devices $r_c\!<\!<\!1/g_{\rm m}$

$$i_{\nu}(t) = AI_{\alpha}(1 - e^{\frac{1}{4}})(\cos \omega t + \frac{1}{\omega r}\sin \omega t)$$

where in practice

A = 1 ,
$$\tau = \frac{2C_0}{g_m}$$
 and $\omega = g_m \left(\frac{1}{C_B C_D} - \frac{1}{4C_B^2}\right)^{\frac{1}{2}}$.

The equation of $\langle j_i \rangle$ clearly indicates that damped also subject compares the coupturb, the subject have a frequency $f = \omega D_c$, and the time constant for the switching T is smaller than the time constant of the billine $T_c = F_c$. A historph a small T result guids the first each full times t_i , and t_i , but the total sense delay may be long because of the time results of the time T_c . The attenuation time T_c may crudely be estimated by $T_c = 5T$.

In designs, rather than calculating T_a the velocity of transient damping v_a in the units of Nifes is practical to use. N indicates the time duration necessary to decrease the amplitude of the first overshot I_b to $I_c/\approx 1/2.71$. The velocity of amplitude descripting v_a can be predetermined by

$$v_{st} = X \frac{N}{mc} = |\sigma_s|$$
,

where $|\alpha|$ is the real part of the complex root $\rho_i = \sigma_i + j \omega_i$ of the Laplace transformed transfer function that describes the feedback circuit (Section 3.410), and σ_i is a function of g_m , R_m , C_m , R_0 and C_0 and, in a lesser degree, of other parameters.

3.4.7 Negative Feedback Current Sense Amplifiers

The regime's eforbed correct sense supplier (Figure 3.3) Extents small different confine and supplier (Figure 3.3) Extents small different confine and supplier (Figure 2.3) Extents small effects and figure and the supplier (Figure 3.3) Extent (Figure 3.3) Extends the continuous problem of the supplier control from Figure 3.3 and Figu




Figure 3.53. A negative feedback current sense amplifi

increases and, thereby, consteared the growth in $V_{\rm QL}$ and $v_{\rm p}$. Simultaneously, a docreasing billion contract is frough MDV would cause a relation in input voltage $v_{\rm p}$, on node II, but this reducion it is testened by the feedback through DA, While DA, and DA, amplified $v_{\rm p}$, which report on the chapter of the contract of the

$$\frac{\beta}{2}(V_{ons} - V_{y_1})^2 - \Delta i_z = \frac{\beta}{2}(V_{ons} - V_{y_2})^2$$

where V_{11} and V_{22} are the threshold voltages of devices MD1 and MD2. From this equation $\Delta v_{\rm e}$ is

$$\Delta v_{\phi} = V_{GS2} - V_{GS1} = (2\Delta i_{\tau}/\beta)^{\frac{1}{2}} + \Delta V_{\tau} \text{ and } \Delta V_{\tau} = |V_{\tau_1} - V_{\tau_2}|.$$

The equation demonstrates that the sense simplifier converts Δi_i to Δv_e with a gain of $(2/\beta)^{iq}$, and because $(2\Delta i/\beta)^{iq} >> \Delta V_{\rm T}$, the circuit operation suppresses the $\Delta V_{\rm T}$ caused offset.

The effective operation of MD1 and MD2 requires the aid of two amplifies DA₁ and DA₂. Because the implementation of DA₁ and DA₂ requires compromise in silicon exec, this circuit may gain applications in memories where the constraints for sense-amplifier regions are not stringent, e.g., in SRAMs, ROMS and PROMS.

3.4.8 Feedback Transfer Functions

Generally, a feedback sense circuit may be portitioned into a (1) signal generator, (2) meaning cleaners, (3) occasion element, (4) ever signal former and (5) reference signal generator (Figure 3.54). In this circuit, cample, the signal generator is an excessed memory cell to the bridge, the measuring clement is a solvinge divider, the executor element is a new transition current amplifier, the enve signal former is a different in voltage amplifier, and the reference signal generator is an avoltage divider. This execution of consideration exclusions, and the presumption that in small

tal sensing the sense circuit operates as a closed loop linear system, w for the use of transfer functions [329] in the analysis of feedback rent and voltage amplifiers



Figure 3.54. Separation of constituent elements in

transfer function Y(p) is the quotient of the Laplace-tran tput signal S_s(p) and input signal S_s(p) at zero initial conditions:

$$Y(p) = \frac{S_{p}(p)}{S_{p}(p)}$$

Y(p) may characterize a complete circuit, a subcircuit or a circuit element. If the subcircuits or the circuit elements are separated so that their edividual input/output interfaces do not present any load to each other,

Configuration	Transfer Function		
Series	$Y_A(p)Y_k(p)$		
Parallel	$Y_{\mathfrak{p}}(p) \circ Y_{\mathfrak{p}}(p)$		
Negative Feedback	$Y_A(p)[1 + Y_A(p)Y_B(p)]$		
Positive Feedback	$Y_A(p)[1 - Y_A(p)Y_A(p)]$		

Table 3.4. Basic configuration and their transfer functions
the unleaded entities can be represented by blocks. These blocks may be

coupled in arbitrary configuration. In linear systems, four basic configurations series, parallel, negative and positive feedbacks, set the basic rules for determining Y(p) of complex networks (Table 3.4).

In the following, Y(p) is applied to demonstrate how the billine voltage v_p, the output resistance v_p and the stability of a current sense amplifier are influenced by feedbacks. Nonetheless, in the design of feedback sense circuits Y(p) may also be applied in general mathematical and in specific reassient analyses.

3.4.9 Improvements by Feedback

In a parallel regulated current some cleaned (Figure 3.550) to a fifteen of promitive feedback, on the believe beinger, and on the object resistance r, can be shown on the low-freegovery capitudes (Figure 3.550). That levels of the promitive feedback (Figure 3.550), and the capacitation of the first statistics operated in statistics regions, and the capacitances have no influence operated in statistics regions, and the capacitances have no influence operated in statistics regions. And the capacitances have no influence of the capacitance in the capacitance i




Figure 3.55. A perallel-regulated feedback sense amplifier (a and its simplified low-frequency equivalent (b).

In the low-frequency equivalent circuit, transfer functions $Y_x(p)$ and $Y_y(p)$ can be simplified to time-independent terms Y, Y,

254 CMOS Memory Circuits

Y₁₀, and by using the block representation of the circuit (Figure 3.56) the transfer function of the complete circuit can be expressed as

$$\mathbf{Y} = \mathbf{Y}_{A}\mathbf{Y}_{B}/(1+\mathbf{K}\mathbf{Y}_{A}\mathbf{Y}_{B}) \ ,$$

Assuming that voltage divider draws negligible current, the component functions of Y are $Y_n = P_n X_n - P_n X_n P_n X_n = P_n X_n$ and $K = R_n(R_1 + R_n)$. Here, g_n is the transcondustance of M1, R_n in the equivalent generator evaluation coupled to the billion, R_n in the equivalent load resistance on the sense amplifier oraper, R_n and R_n are the resistances in the voltage divider.




Figure 3.56. Block diagrams of the parallel-regulated feedback sense amplifie

Kas

The billine voltage
$$V_n$$
 as a function of the generator voltage V_n can be obtained from the equations of V_1 , V_n , V_n and V_n and V_n are V_n are V_n and V_n are V_n are V_n are V_n and V_n are V_n are V_n are V_n and V_n are V_n are V_n are V_n are V_n are V_n and V_n are V_n and V_n are V_n are V_n are V_n are V_n are V_n are V_n and V_n are V

A nortial differentiation of v. by v. gives the bitime voltage change Δv_n as a function of the generator voltage change Av. $\Delta v_B = \frac{\partial v_B}{\partial v_C} \Delta v_C \approx \frac{1}{1 + K_B \cdot R} - \Delta v_c$.

The bitline voltage v₀ as a function of the generator voltage v_c and

Similarly, the partial differentiation of
$$v_a$$
 by the output current i_a provides the output resistance r_a as

 $\Delta r_t = \frac{\theta \, v_B}{2 \, i} \, \Delta i_a \approx \frac{R_L}{1 + K \, c_a \, R_L} \, \Delta i_a \quad . \label{eq:deltar_relation}$


By the implementation of an additional or double feedback (Figure 3.57) with a gain of F, parameters \$\Delta v_n\$ and \$r_n\$ may further be improved:

ith a gain of F, parameters
$$\Delta v_n$$
 and r_n may further be improved:

 $\Delta v_{z} = \frac{1}{1 + DK e \cdot R} \Delta v_{L} \quad \text{and} \quad \Delta r_{i} = \frac{R_{L}}{1 + DK e \cdot R} \Delta i_{z} .$ Small bitline voltage variations Δv_{a} -s increase the sensitivity of the

sense amplifier and allow for early signal detections. Small sense amplifier output resistances r.-s decrease the switching times Consequently, memory access and cycle times can greatly be improved by the use of feedbacks in sense circuits Feedbacks may be implemented in a creat variety of parallel and series configurations, but their use in sense circuit is

limited by size and stability considerations



3.4.10 Stability and Translent Damping The application of feedback in a closed loop sense circuit mises the

question of stability. A closed loop electric circuit is stable, if it is able to rectabilish its origanal cognitivisus state by itself after a single event signal disturbed its coulibrium. In a sense circuit, the single event may be a signal that is generated by the accessed memory cell or a noise signal that may be coupled into the circuit through capacitances.

Figure 3.57. Double feedback

When the rense circuit is described by transfer functions, the orbitation of stability is that if are plant s_1 or s_2 for the coupling of stability is that if are plant s_2 or s_3 for s_4 components s_4 in s_4 (s_4 components s_4 for s_4 components s_4 for s_4

Stability conditions and signal ringings in sense amplifiers can also be investigated, of course, with other well known methods including Ruth-Hurwitz, Mihailov, Nyquist, Bode, Kupfinuller, etc. criteria [330].

e operation on the complex plane.



(Source, [329].)

3.5 OFFSET REDUCTION

3.5.1 Offsets in Sense Amplifiers

Office is particular and abstracts to differential scare amplifiers, seed in its voltage or course difference which appears between the two coupled only potentials or between the two coupled carefully, which is districted by a voltage of his accurate in applied to the two legars. The offices where the coupled of the coupled in the coupled of the cou

258 CMOS Memory Circuits

the appearing maximum offset before the sensing of a data signal could start. Thus, the offset limits the senetivity, i.e., the minimum data signal amplitude that the circuit can detect, and it delays the effective start of dists sensing. To improve both sensitivity and sensing speed the offsets should be keep small by minimizing the imbalances between the halves of a differential sense circuit.




Figure 3.59. A distribution of offices.

Inhalances may result from the effects of semiconductor fabrication, voltage and current bases, temperature changes, radioactive irradiations and others, and occur as normaliform variations in threshold voltages ΔV_T , gain factors ΔP_L , lending currents ΔP_L , load resistances ΔP_L , local contributions ΔP_L , tensition infactors and efficient state-of-time, safe-source and drain-

source conscitances AC AC and AC ... as well as in a variety of other design parameters. A great deal of reduction in parameter variations can be obtained by improvements (1) in processing (e.g., increasing the accuracy of mask alignments, ion implantation dose, plasma etching, ion millings, diffusion control, annealing, etc.), (2) in transistor device and interconnect decient (e.g. using environmentally insensitive materials, stable exidesemiconductor and oxide-polysition interfaces, etc.) and (3) in starting material (e.g., eliminating nonuniformities in silicon crystals, avoiding localized damages caused by cleaning and polishing, etc.). Despite immense improvements in CMOS processing, integrated active and nassive device, and material technologies, the down scaling of feature sizes increases the ratio of the offsets to the data menal amplitudes which can be generated by a memory cell in a sense circuit. Circuit designs can greatly reduce the offsets by (1) misalignment

tolerant layouts, (2) adding offset compensatory circuit elements to the sense amplifier, and by (3) choosing circuits which have inherent offset compensation Because the previous discussion of individual sense amplifier circuits describes also the circuit's inherent offset reduction canobilities, where such canobilities exist, the following sections present those approaches which use layout and added circuit elements to offset control

3.5.2 Offset Reducing Layout Designs

and gain applications in buffer amplifiers.

Misalignment tolerant layouts may be designed by dividing the component elements of the sense circuit into subelements (Figure 3.60). and place the subelements as diagonal pairs with reversed drain and source electrodes [331] ground a common center point. The division to subelements and the common centroid geometry statisfically average and partly compensate parameter variations caused by mask misalignments and nonuniformities in the transistor pairs. Wide or long transistors laid out in I. shapes provide also some tolerance against mask misalignments

Some amplifier layouts may use existing parasitic elements, e.g., wi resistances, R_w and R_w for offset reduction (Figure 3.61) to implemen




Figure 3.60. Division of driver and load transistor

negative foodbook. Resistors R_0 and R_0 are nearly identical, varieties—in va

$$g'_m = \frac{g_m}{1 + Rg_m} \ ,$$
 where $R = R_m = R_m$ is assumed. If $Rg_m > 1$ then $g'_m \approx 1/R$, thereby making

 g_n' in the sense amplifier nearly independent from the transistor parameter variations.

Figure 3.61, Offset componention by resistances

Foodback resistance R may also be implemented in forms of polysilron, implanted, diffusion or junction resistors, or in forms of MOS devices which operate as resistors [319] (Figure 3.62). MOS resistors change less variably than active MOS transistors do, because during incord operation the bias voltages of MOS resistors change more evenly

and, in turn, their threshold voltages and carrier mobilities after more uniformly than those of active transistors. The percentage of noruniform variations in g, may be calculated by

$$g_n(\%) = \frac{g_n - g_n}{\hat{g}_n} 100 = \frac{1}{1 + Rg_n} \cdot \frac{g_n - g_n}{\hat{g}_n} 100$$

where, \hat{g}_{m} and \hat{g}_{m} are the maximum and minimum transconductances, $R = z_{s}$ for MOS resistors, and z_{s} is the dynamic drain-source resistance of the MOS device.




Figure 3.62. Negative feedback implemented by sorial active devices (Source [319].)

Other important reasons to implement feedback resistances are to decrease the parameter dependent gain variations and to stabilities amplification. Assuming that a gain for a simple voltage some amplifier without feedback in $A \equiv g_{\rm c}$, then the gain with negative feedback may be approached by A = r/R. This expression of A indicates that R decreases the amplification, but the variations in R are much less than in $g_{\rm c}$ and, then, R can slightfeathor, but the variations in R are much less than in $g_{\rm c}$ and, thus, R can slightfeathy reduce the changes in A also.

3.5.4 Sample-and-Feedback Offset Limitation

Sample-and-feedhack circuit elements are applied to compensate large offsets in tense ampliflers. Tolerance for excessive offsets may be required in memores operating in extreme environments, e.g., radioactive radiation, very high temperature, etc., or for providing high yield when recessing parameters were greatly.

Configurations of sample and feedback circuits may vary, but their operation is based on a common principle [332]. Namely, during initiation a sample is taken from the output nodes (Figure 3.63) by turning feedback



Flaure 3.63. A sample-and-feedback sense amplifier. (Source: [332].)

devices MF3 and MF4 on for a very short period of time. When MF3 and MF4 are turned off, the samples are stored on the periodic capacitances which are nessent in the oaces of segulator devices MR5 and MR6. If the

output voltages v_{ci} and v_{ij} are unequal, $c_ig_i, v_{ij} \ge v_{ai}$, the drain source resistance of MRS v_{ci} becomes smaller than that of MRS v_{ci} a v_{ci} $v_{ai} \ge v_{ai}$, and this tends to equalite v_{ci} and v_{ci} as well as currents v_i and v_{ci} in the sample-and-for obscik differential sense amplifier circuits.




Figure 3.64. Sample-and-feedback with offset-amplification in a voltage (a) and in a current (b) sease amplifier.

In this amplifier the noneuflormities of fixedback devices MS^2 and MS^2 are inclined because the amplified V_i of clock signal ϕ_i exceeds MS^2 are inclined by exceeding the second MS^2 and MS^2 to voltage drop on excess, and that it is not because MS^2 and MS^2 to voltage drop on excess, after a transient times, and MS^2 to voltage drop on excess, after a transient times, and MS^2 to voltage drop on excess distinct and MS^2 . Although some additional drop one of the part of MS^2 and MS^2 and

Record for impact is taken in a result shearer three forces than the immater time of the fresholds operation, the facility is subject to a single even it designs which may violate the subhighty extents of continuous feedback forces, and the subject to the subje

3.6 NONDIFFERENTIAL SENSE AMPLIFIERS

361 Basics

Needifferential sense amplifies are flore necommentated circuits which detert and merglity signists which are percented by an accessed memory cell on a single amplifier layer node. Topologically, condifferential amplifiers on not be official into two mirror image parts, and their operations and designs are not restricted by offset considerations. Adheaply, in a number of explosions mondifferential amplifiers have demonstrated access and cycle times which are competitive with those corrided by differential amplifiers, yet, the inherent advantage of

amplifiers [333]

differential sensing in sensitivity and noise immunity, leaves only a small abuting segment for nondifferential data sensing.

Historically, nondifferential sense amplifiers have been used to detect and amplify; signals provided by newolatile memory cells, and to compensate charge sharing effects by presupification in modern access memories. In future CAOS memories, nondifferential emplification may extensively be applied for impedance transformations, and for signal sensition of long-interactions.

Most of the nondifferential sense amplifiers are adopted from analog circuit techniques. Thus, they may be categorized and analyzed as common source, common gate, common drain and combination sense

3.6.2 Common-Source Sense Amplifiers

In memories, the basic common-source sense amplifier (Figure 3.65) is usually precharged before its active operation starts on its input, or on both its input and output, by a precharge voltage $V_{\rm FR}$. Before the start of the operation, $V_{\rm FR}$ provides an input voltage $v_{\rm i} = V_{\rm FR}$ that places the quiescent



Figure 3.65. Basic common-source sense amplifier.

As long as both the n-channel MD1 and the p-channel ML2 operate in their saturation zones the voltage amplification A, is high. A, may be obtained by using the linear small-signal low-frequency model of this amplifier as

$$A_{r} = g_{m1}(r_{s1}||r_{s2}),$$

where $g_{\rm m}$ is the transconductance of MDI, $f_{\rm m}$ and $r_{\rm g}$ we the desinatous permissions of MDI and MLI respectively. Resistance combination to expensively. The contract combination is constant K determine a rather low initial output impedants and a constant K determine a rather low initial output impedants $f_{\rm c}(g) \approx K f_{\rm clift} M$. The input-impodanter $f_{\rm c}$ is very high $\chi = \sqrt{f_{\rm c}}$ because the combined amount of the leakage currents $f_{\rm c}$, appearing on the input node is very high in small sized sense amplified relating in small sized sense.

The output-impedance $Z_n(t)$ and the load capacitance $C_n(t)$ produces a $\tau - Z_n(t)C_n(t)$ which may be approximated as $\tau_n \approx r_n C_n$ for discharge and $\tau_n \approx r_n C_n$. Cap for charge of C_n . The time independent parameters x_{t0} , r_{t0} and C_n may also be used in the operator impedances:

$$Z(p) = r_{e_1} + \frac{1}{pC_+}$$
 and $Z(p) = r_{e_2} + \frac{1}{pC_+}$.

Since the operator impedances used here and in the previous transient analysis of the bisocted simple differential voltage sense sneplifler (Section 3.3.2.3) are similar, the approximate results obtained for switching times and delays can be applied also to this continues source sense sneplifler.

268 CMOS Memory Circuits

A common source sense amplifie (Figure 3.66), that is used mostly in each only-morning function of morning mor



Figure 3.66. Common source sense amplifier used in read-only memories.

of MR2 is linear, and exploiting that the drain currents of MD1 and ML3 are the same, the output voltage v_o as a function of the input voltage v_i may be estimated by the equation

$$v_{o} = \frac{\beta_{14}(V_{033} - |V_{tr}|)^{2}(1 + \lambda_{1}V_{tro}) - \beta_{1}(v_{i} - V_{tro})^{2}}{\beta_{14}(V_{033} - |V_{tr}|)^{2}\lambda_{2} + \beta_{1}(v_{i} - V_{tro})^{2}\lambda_{1}} \ ;$$

where $\beta_1 = \beta_2$ and $\beta_2 = \beta_4$ for most of the designs, and parameters β and λ are the galls and the channel length modulation factors, V_{Ga} , V_{TP} and V_{TN} are the gate-source, p-channel and ro-channel threshold voltages, and subscripts 1, 2, 3 and 4 indicate devices MDI, MRZ, ML3 and ML4.

Sense Amplifiers 269

Another four device amplified (gymn. 3.0) were petitive feedback and extra first the so desiral network examing days. For a same opportunity control signal 4 terms 30.4 eve, and the feedback through 30.2 controls to feet port voltage v, and output voltage v, to aft v v v.v. When the decreasing v, it generated by a messery off, 4 terms v, to aft v v.v. and the control of the cont



Figure 3.67. Positive feedback and bissing in a nondifferential sense amplifier

3.6.3 Common-Gate Sense Amplifiers Common gate amplifiers are applied in random access memories a

peamplifiers or, in more complex implementations, as current sens amplifiers (Section 6.3). The equivalent of a presense circuit the comprises a one-transistor common-gate amplifier circuit (Figure 3.6)



Figure 3.68. Presense circuit equivalent with a one-transistor common-gate amplifier.

includes an input signal generator providing voltage v_0 to congrue impositions of the assessed emmory cell $x_1 + x_1 + y_1 + c_0$, the biline impositions $x_1^2 + x_1^2 + y_1^2 + c_0$, the biline impositions $x_2^2 - x_1^2 + y_1^2 + c_0$, an empitifier $x_1^2 - x_1^2 + c_0^2 + c_0$

$$Z_{i} = \frac{r_{2x} + R_{2} + r_{ei}g_{ei}R_{c} + r_{ei}}{1 + e \cdot r_{ei}},$$

where $R_s = R_{e^+} + r_{\rm C_0}$ and $r_{\rm cl}$ and $g_{\rm cl}$ are the drain-source resistance and transconductance of transistor MD1. Active device MD1 provides also a considerable voltage gain $A_{\rm v}$ as indicated by

gain
$$A_v$$
 as indicated by
$$A_v = \frac{r_{SA}(1 + g_{mi}r_{si})}{r_{si} + r_{si} + r_{si} + r_{si}}.$$

In the equations of Z_i and A_s the assumption is applied that MD1 is biased to operate in the saturation region. The initial bias is imposed by the

procharge voltage $V_{\rm Pe}$. A mid-level $V_{\rm Pe}$ may be generated by charge redstribution on a dummy cell and terminated bittine (Section 4.2.4), and a mid-level $V_{\rm Pe}$ provides good amplification for both log 0 and log, 1 data. If the detection of log, 0 is sufficient, then high-level $V_{\rm Pe}$ can be used in this climat. The analysis of the common-state present-lifter circuit may aid the

design of a charge-transfer proamplifier (Figure 3.69). Although the thange-transfer and the con-transfers or the con-transfers or the con-transfers or the configurations, they differ in operation concepts. In charge-transfer operation [334], initially, the input capacitance of the sense amp-



Figure 3.69. Charge transfer preamplifier.

lifter C_n and the bitline capositions C_n are precharged C_n is much larger than the input sees ampillier's larger capositions C_n and the cell capositions C_n C_n is C_n C_n in C_n C_n and C_n C_n in C_n C_n in C_n C_n in C_n C_n

evens quickly, because C. << C. At this t, moment, the bitline voltage v_s(t_s) is

$$v_{B}(t_{1}) = \frac{C_{B}}{C_{B} + C_{C}} [V_{CI} - V_{T}(V_{BG})] < V_{GI} - V_{T}(V_{BG}),$$

After t_i , device MD1 turns on, and a current begins to flow from $C_{i,k}$ to C_{ij} until time t_i . At t_i , C_{ij} is charged back to the biffine voltage

$$\mathbf{V}_{\mathrm{B}}(\mathbf{t}_{\mathrm{T}}) = \mathbf{V}_{\mathrm{GI}} - \mathbf{V}_{\mathrm{T}}(\mathbf{V}_{\mathrm{SO}}) \ , \label{eq:VB}$$

and the input voltage of the charge transfer preamplifiers v.(t) decreases by $\Delta v_i = v_i(t_i) \cdot v_i(t_i)$, because at perfect charge distribution the total amount of the charge remain the same

$$C_{g_{X}}v_{i}(t_{0})+(C_{c}+C_{g})v_{g}(t_{0})=C_{g_{X}}v_{i}(t)+(C_{c}+C_{g})(t_{2})\ .$$

Substituting $v_{\mu}(t_i)$ and $v_{\mu}(t_i)$ into this charge-equivalence expression, Δv_i appears to be independent of C.,

$$\Delta v_{_{1}} = v_{_{2}}(t_{_{2}}) - v_{_{1}}(t_{_{0}}) = \frac{C_{_{C}}}{C_{_{SA}}} [\![V_{_{GI}} - V_{_{T}}(V_{_{BG}})\!]\!] \; . \label{eq:deltav}$$

Here, an amplification of the bitline voltage charge occurs during the time t_i - t_o because $v_n(t_i)$ is charged back to $v_n(t_i)$ and not charge-charge in C_n is zero.

The voltage change may, however, he slow because the time constant of the bitline circuit To is increased by the drain-source resistance of MD1

$$\tau_a \approx \frac{2(C_C + C_p)^2}{C_c \beta (V_C - V_1 (V_{cC}))}.$$
 Although τ_a can be decreased by making β larger, but a large β require large area and that increases the parasitic espaciatases in the circuit

Although T_n can be decreased by making β larger, but a large β requires

to an estimated

Moreover, the presence of charge amplifiers in the sense circuit can also increase imbalances, magnify offsets and, thereby, reduce sensitivity and operational speed.

To improve both sensitivity and speed in charge transfer amplifiers,

positive feedbacks may be applied (Section 3.3.6.2).

3.6.4 Common-Drain Sense Amplifiers A common-drain or source follower sense amplifiers (Figure 3.70) is

usually applied as impedance transformers to minimize signal reflections and as level shifters to adjust signal levels among the operation margins in sense circuits.



Figure 3.78. Common drain amplifier.

The circuit's low-frequency input-impedance Z, is very high, and it is determined by the leakage currents between the gate and the ground nodes is and between the gate and the supply nodes in and by the input voltage

$$Z_t = \frac{v_s}{l_s}$$
 and $l_L = i_{10} - i_{43}$.

The output-impedance Z, may be obtained from the low-frequency smallsignal Theyenin equivalent of the common-drain amplifier as

$$Z_n = r_{cc} \parallel r_{cc} \parallel \frac{1}{n}$$
,

where $r_{\rm e}$ and $g_{\rm e}$ are the drain-source resistance and transconductance of transistors, and subscripts 1 and 2 indicate devices MD1 and ML2. During a sense operation device MD1 operates in the saturation region while MI.2 acts as a resistor re, and the voltage gain A, is less than unit

$$A_v = g_{ab}Z_a < 1.$$

To estimate the circuit's transient switching times, the operator impedance Z(p) and the Laplace-transform method may be used so that

$$Z(p) = \frac{pr_e r_e C_L + r_e + r_e}{r_e C_L + 1},$$

and the reversed Laplace transform gives the output current i.(t) and voltage v.(t)

 $i(t) = -\frac{V_t}{-\frac{1}{2}} \text{ and } V_x(t) = V_1(1-e^{-\frac{t}{2}}) \ ,$

where V, is the amplitude of an ideal voltage step V.1(f) that is applied as the innut signal v. - v.(t) to the source follower. From i,(t) and v.(t) the signal full, rise and propagation delay times, t., t. and t., may crudely be

Sense Amplifiers

275

approximated. By applying commen-drain amplifiers, short delay times on the bitlines and wordlines can be obtained, because the choice of an r_{sg} that matches the characteristic impedance of the driven transmission line Z., i.e., $Z_n \approx r_{co}$ can prevent signal-reflections (Section 4.1).

Memory Constituent Subcircuits

Subciculin of messeries, agent from the memory cells and same mighter, are initiate to these composite circuits which are used in traditional digital and markey circuit. Solids critical production of the contraction of the contraction of the production of the production of the progress. For CMOS summay designs and analyses, the forestend of the progress. For CMOS summay designs and analyses in the forefront of the progress. For CMOS summay designs and analyses in the forestend of the progress of the contraction of the contraction of the beared instability of the contraction of the beared instability of the progress of the progress

- 4.1 Array Wiring
 4.2 Reference Circuits
- 4.3 Deceders
- 4.4 Output Buffers
 4.5 Input Receivers
- 4.6 Clock Circuits
- 4.7 Power Lines

4.1 ARRAY WIRING

4.1.1 Bitlines

278 CMOS Memory Circuits

4.1.1.1 Simple Models

A memory beline or dataline unites the write-read nodes or the readcolors of an arbitrary number of memory cells, and tice them to a sense amplifier and to a write amplifier, or to a combined sense-write amplifier and to prechange devices (Section 3.1.1). At a data-sense or read operation, an accessed memory cell generates a signal on a billine (Figure 4.1a). The accessed cell may be represented by a voltage or a current




Figure 4.1 Impedance equivalents at read operation (a) and at write operation (b).

signal generator $\psi(i)$ or (j)0 and by a generator imposition Σ_{ij} or Σ_{ij} in generator Σ_{ij} and commission the imposition extraction contains the imposition of the chorequire devolution, contains the interest of the contraction of the contracti

The impedance of a bithine Z_n that connects n write-read nodes of access devices to memory cells, comprises (Figure 4.10) the distributed




Figure 4.2. Components of a bitting impedance

resistances of the bittine $R_n = n \times r_n$ and those of the leakage current paths $R_{n_i} = n \times r_n$; the distributed capacitances of the bittine to other bittines $C_{n_i} = n \times c_{n_i}$ to the ground $C_{n_i} = n \times c_{n_i}$ and to the power-lines $C_{n_i} = n \times c_{n_i}$ are capacitances of the bittine to crossing wordlines

 $C_{\rm exp}=n\times c_{\rm per}$, to the gates $C_{\rm mr}=(n\cdot1)\times c_{\rm per}$ and to the sources of the turned-off access transistors $C_{\rm per}=(n\cdot1)\times c_{\rm per}$ and the p-n justifies capacitances coupled to the bittine $C_{\rm j} = (n\cdot1)\times c_{\rm per}$. As $c_{\rm per} = (n\cdot1)\times c_{\rm per}$ and the properties of the period of $c_{\rm per} = (n\cdot1)\times c_{\rm per}$.

In particul implementation the believe with the unwell-cent access devices of the manage cells and with the pensulise elements may be mobilised by lamped circuit elements or by transmission. Inter- 137 models to be presented to the property of the property of the property of the standard between the standards, between the standard to the classification of the following the standards to the preparation develops, of one impulses whech is generated on the following to the property of the standards of the standard

For first order approximations u=u=2.2, $R_0 c_{100}$ and $t_1=V_{100}$ may be used. Here, it is the length of the bulline, $v=V_{100}$ is the propagation velocity of the signal in the transmission line, c is the speed of the light, and c_1 is permittivity, c=0.9 for the silicon-disorded delectric material that is commonly used to isolate the biblines from the other semiconductor, metal and polysificon materials.


Billion models which use Π or T type of pusions RC retrovers, indicate in congesting the probability theorem and comparing the probability through the probability thro

where $v_{\rm p}$ is the time to reach the 90% of the switched impulse's amplitude from the time of error mapfillade, $r_{\rm p}$ and $r_{\rm p}$ are the equivalent generator resistance and expectator of the accessed memory cell or, alternatively, of the write-signal generator. Because $R_{\rm p} < r_{\rm p}$ and $r_{\rm p} < r_{\rm p} < r_{\rm p}$, the reductively, of the write-signal generator. Because $R_{\rm p} < r_{\rm p}$ and $r_{\rm p} < r_{\rm p} < r_{\rm p}$, the reduction of the bitline capacitance $C_{\rm p}$ and of the generator resistance $r_{\rm p}$ are the effective methods to improve switching times $t_{\rm p}$ and



Figure 4.3. Π and T type of RC networks in billine models

Transmissionless models (Section 4.13) allow to predict switching characterises of brilles spital as function of both the londrost on the bildies (1 and his tim of observation), and to investigate the effects of bildies (1 and his tim of observation), and to investigate the effects of bildies (Signia) practices of revolved on the bildies (Signia) practices of revolved on the bildies (Signia) practices of different lengths s, end is, in different times t, and to significant different lengths s, end is, in different times t, and is, and the signia spart exherical different lengths s, and to see that the significant lengths of the signif



Floure 4.4. Different lengths of signal travels in a bitline. A sense circuit design that has to take the transmission-line

characteristics of the bitline into consideration, should minimize signal reflections. To minimize effects of the reflected waves on the data signal amplitudes, either a wave-impedance termination of the bitline, or an amplitude clamping, or a timed coupling and decoupling of the sense amplifiers to and from the bitline, may be applied.

A termination of the billine by a load impedance Z_c that is equal with the biffine's characteristic or wave impedance Z₀ results in a zero voltage reflection coefficient $\rho_i = 0$, because $\rho_i = (Z_1 - Z_2)/(Z_1 + Z_2)$, $Z_1 = Z_2$ can be designed by connecting passive elements parallel Z_p and series Z_x with the input impedance of the sense amplifier Z., (Figure 4.5). Of course, waveimpodance tentination can be designed directly as the sense amplifier's inherent input-impodance. Moreover, the generator impodance of each individual memory cell and the terminating-impodance of the other end of the britise may also be designed to be equal with Z_0 to implement a reflection-free billine.



Figure 4.5. Added elements to provide wave-impedance termination.

Reflection caused distortions in data signals may also be mitigated by the applications of the next described signal limiters (Section 4.1.1.2).

4.1.1.2 Signal Limiters

To limit reflection-caused over- and undershots in the bidine signal v(t) clamp circuits may be used. Voltage clamping may simply be intelemented by (1) clamp diodes and by (2) inverted pull circuits.

Clamp diodes (Figure 4.6a) apply transistor devices MN1 and MN2 in diode configuration and reference voltages V_1 and V_2 , V_3 and V_4 and the threshold voltages V_1 V_2 V_3 and V_4 V_3 V_4 V_4

canacitances.

amoride both currents. Extended channel widths, bowever, increase bitting

With the optifications of invented pall circuits (Figure 4.6b) the bilities optimization can be made between the size that does with the or of charge-flowless. Noticely, claim branches MPS and MNG can have much large effective for the control of the control of




Figure 4.6. Clamping by diodes (a) and by inverted pull circuit (b)

A signal claren circuit (Figure 4.7), implemented by devices R., MN1. MN2, MP3 and MP4 and by the use of the sense amplifier, may also be designed to limit current over- and undersbots. Here, current i. (t) cenerates a voltage drop v.(t) across the load resistance R. A change in 1.(t) and thereby, in v.(t) may alter the gate voltages of the turned-off transistor devices MN1 and MP3. At an overshot MN1, and at an undershot MN3, turns on, and the highly conductive device shunts the input current of the sense smelifier. Devices MNO and MP4 operate in their triode perion to allow for effective regulation of the threshold voltages V. (Vvo.) and $V_m(V_{nm})$ of the devices MN1 and MP3. $V_m(V_{nm})$ and $V_m(V_{nm})$ can be regulated by changing their backgate biss voltages Vacu and Vacu through the sate voltages V. and V., Voltage and current clamp circuits are seldom used in memories, because reflections can economically be avoided by wave impedance terminations, and the effects of reflections can be minimized by careful timing more effectively at less power dissipation than that could be done by clamping.





Figure 4.7. Clamp circuit implementation with the use of the sense amplition



Signal amplitude variations caused by transmission line effects, i.e., signal propagation time and reflectors in the bittine circuit, may resent in unduly long times for data scending or in read or write cerect. Thus, high speed data scenario may require the use of wave-impodantee, or chaeping, or activation timing in bittine circuits. In most designs, settivation timing in bittine circuits which are derived from a matter clock, and which networks esting and other circuit functions in

worst-case timing computed by circuit simulation programs.

4.1.2 Wordlines

4.1.2.1 Modelling

A wordline is the low-resistance wire that interconnects the gates of the access transistors of memory cells. The memory cells are arranged in a

row, and the data set stored in a row of memory cell is called, semewhar misteadingly although, a word A woodline circuit includes (1) a buffer amplifier placed between a decoder output and the wordline, and (2) the wordline with its parasitie resistances and capacitances, and, eventually, (3) wordline camble devices and (4) a signal accolerator circuit. In simple




Figure 4.9. Simple equivalent of a wordline circuit.

wordline equivalent circuits (Figure 4.9), the buffers are represented by a signal generator $v_s(t)$ or $i_s(t)$ and by a generator impedance Z_o or Z_o , the wordline is symbolized by Z_o and the eventual enable devices, accelerate circuit, and are wordline impedance is combined in impodance in

The impolance of a wordline Z_{p_i} that this the gates of n access devices to memory cells, comprises (Figure 4 10) the distributed resistance of the wordline $k_0 = nx$, the distributed organizations of the wordline to other wordlines $C_{np} = n \times C_{np}$, as the provided $C_{np} = n \times C_{np}$ and to the power for $C_{np} = n \times C_{np}$, and the provided $C_{np} = n \times C_{np}$ and to the constant of $C_{np} = n \times C_{np}$, and to the desire $C_{np} = n \times C_{np}$, and to the desire and sources of $C_{np} = n \times C_{np}$, and to the desire and sources of $C_{np} = n \times C_{np}$, and to the desire $C_{np} = n \times C_{np} = n \times C_{np}$ and to the desire $C_{np} = n \times C_{np} = n \times$

Transistor leakage currents from the transistor gates and junction leakage currents are negligibly small in most of the wordline circuits. Here, r and eindicates respective specific resistances and capacitances referred to a unitwordline length.



Figure 4.10. Components of a wordline impedance.

A wordline may be modelled, similarly to the bittine models, by passive RC networks (Section 4.1.1) and by transmission lines (Section 4.1.3). To both the passive RC and transmission line models the equivalent parameters can be obtained by the use of the here-introduced wordlineimpedance components (Figure 4.1).

The signal generated by the buffer on the wordline must be finst to exp access times an observat on possible. Signal weighting and propagation times on the wordline, however, may be long due to the signalization times on the wordline, the buffer to be long due to the signalization transmission less the behavior. To provide fast signal truncates on the wordline, the buffer should writed high currents. Nevertheless, the current weighting the buffer should writed high currents. Nevertheless, the current weighting the buffer should writed high currents. Nevertheless, the current weighting the buffer should writed high currents. Nevertheless, the current state of the buffer should writed high currents. Nevertheless, the current was the state of the should write a buffer should not be for the state of the should write a state of the sho

assymptotic minimum peropation time L (Figure 4.11). This is mainly because the driver's output caporitimes C_{ij} gets larger with increasing buffer sizes, and C_{ij} adds to the total wordline capatitance C_{ij} . At little increase in A and C_{ij} the use of bootstep buffers or booscing of the worline can provide fast wordline drive signats, and additionally, avoid threshold voltage drops (Section 3.1.3.2)

driver without added Co.




Figure 4.11. Signal propagation time versus aspect ratio and load capacitance.

The wordline capacitance usually kept on minimum by designing the access devices of the among cells to be of minimum gast size. Because it is a weedline the gates see connected to each other without contects to minimize array area, the rather high resistance polysilion gates are connected to the proposed by or combined with polysilicide and polysalicide materials to replace the proposed of the proposed of the polysalicide materials to

4.1.2.2 Signal Control

Wordline resistance and capacitance, which appears as a load for the wordline buffer, may be decreased by dividing the wordline into sectors and shorting the sectors by stripes made of metal or other low-resistance material. From the various striping schemas those are preferred which divide both the wordline resistance and capacitance as well (Figure 4.12). The effectency of the division is limited, of course, by the area of the con-




Figure 4.12. Schemas for wordline division

sacs, and transistors added to the array, by the number of the available interconnect layers, and by the effects of the extra capacitances and resistances of the shunding stripes and the transistors and wordline signals. By similar division bittine performance may also be improved.

By similar division biline performance may also be improved.

Further performance increase may be achieved by application of an accelerator circuit which is placed to the undriven end of the wordline (Figure 4.13). This accelerator circuit amplifies the riting edge of the

wordline signal $v_{\rm A}(0)$, and beyond a threshold-amplitude, device MPI provides a rapidly inservating data (natural $l_{\rm B}(0)$ and, thereby, a sharter pull-up time. The influence of signal pull-down times on the wordlines are noncritical in most of the designs and, therefore, a design with wordline pull-down acceleration can rarely be possible for GMOS memories.



igure 4.13. Signal accelerator circuit on the wordlin



Figure 4.14. Application of negative resistance.

Unconventional momory designs may apply negative resistance R, to components the wealthen dever's internal relationate R, and the condition existance R, in the wealth-causite (Figure 8, 418). Combined with evolution capacitance R, in the wealth-capacitance (Figure 8, 418). Combined with evolution capacitance (Figure 8, 418), R, and we attendishment in the articular films through time constant $\nabla = R_0 + R_$




Figure 4.15. A crosscoupled inverter pair used as negative resistance.

A pair of osseconpiled anventer (Figure 4.15) can provide the regular excitations $\mathcal{R}_{ij}(k)$ between nodes [j] and [j] is a samued, at i, time, that node voltages v(i) and v(i) to the same, i, i, $v_i(i)$, v_i^{-1} , where v_i^{-1} is the linguisty of the same i, i, v_i^{-1} , v_i^{-1} , v_i^{-1} , v_i^{-1} , where v_i^{-1} is the linguisty of the same i, v_i^{-1} , v_i^{-1}


inverter output resistances $t_n(t)$ and $t_n(t)$, change as well. For an initial stable stare $R(t) = t_n(1)t_{n+1}^2(t)$ is an acceptable approach. From t_n resistance R(t) can be approximated by piece-wise linear models and t_n when the circuit atkee a stable state. Between $t_n t_n$ and t_n , the neithere R(t) varies considerably, which variation limits the effectiveness of nearly resistance in the reduction of wordline-should always.

Switching times of wordline signals may be reduced, moreover, by the speciation of a negative capacitance ²C (Figure 4.16) generated by the Miller effect of a noninverting amplifier, ²M₁ [45]. Because CMOS operational amplifiers are slow and require large layout area and power, the use of negative expeciations is very wellake; by in wordline circles.



Figure 4.16. Application of negative capacitance

Wordline signals must completely turn off the access transitator of the memory cells to minimize the chance of healupe-current county of pattern sensitivity. To minimize subthreadold leakage currents, either the restricted velocities of the access transitions are increased substantially, or, the wordline in the transition of the access transitions are increased substantially and wordline-make transition during the unacceived period of the wordlines are Fast changing weedline signals, furthermore, may include significant period of the substantial period of the substantial period of the substantial period of the constitution sensities of the color causally entances were directly as the constitution sensities of the color causally entances were directly as combination increases the probability of multiple selections of memory cells, and aggrandizes spurious currents in the bittine and degradations in operating margins



The biffure are represent from the roots emplifiers, and the ware amplifiers are incised when a swelline term the accord selects of the memory cities on the selection of a featurest principal and common and hilbsine, a.g., in SRAMs, or exhibit as comparis to a sense semplifier, a.g., in DRAMs, or all the same amplifiers are suppliers are contrast, the selection of some amplifiers, however, may sensit in reading of data the start of sensing places, however, and possible and the selection of some amplifiers are suppliers are contained, and the start of sensing number to tend to precede, a.g., by adding, a demany wordline is those of quality and the start may be almost preceded change propagates with a delay to an amplifier that turns on the same amplifiers. The delay notable buildens development revolution is not the same amplifiers. The delay notable buildens development revolution is not the same amplifiers. The delay notable buildens development revolution is not the same and t

the continuous statement of the core devices or any trust them of the behalf of the core devices or any trust them of the other the data signals exceed the noise sevel Purthermore, over-undernotes supervise as word-select signals may come accessive liveries exceeds the core freedom of the core devices and flight level crossalsing word-shades signals. Thus, reflections may decrease performance and reliability, or may implies momory operations. Memory designar minimize the signal reflection or their effects in wordline circuits by applying worsempresses as the following circuit of the circuit of calculation.

Reverse-phased signal reflections in a selected wordline may increase

4.1.3 Transmission Line Models

4 1.3.1 Signal Propagation and Reflections

If the memory design has to take in account transmission line effects, analysis should be based on the general record of a taking portion of a transmission line (Figure 4.18) which describes the characteristics of the propagating voltage v and current i signals by the classic telegraph equarices 14(1).

$$-\frac{\partial v}{\partial x} = Ri + L \frac{\partial i}{\partial t} \quad \text{and} \quad -\frac{\partial i}{\partial x} = Gv + i \frac{\partial v}{\partial t} \ .$$




Figure 4.18. Model circuit for a dx long portion of a transmission line.

Here, R. L. G and C are the resistance, inductance, conductance and capositions of a close increment of the transmission line. For a task of the contract mixton line, that is endiests and open in one direction and that is closed by a look line, close $Z_{\rm c}$ or its single end, a solution inhows that both the distance from the line-red x and the time of the observation t are distance from the line-red x and the time of the observation that the contract contract the contract contract contract the contract cont

$$V(X,t) = \frac{V_0}{1+\rho} (e^{j\omega t - r_0} + re^{j\omega t + r_0}),$$

 $i(x,t) = \frac{V_0}{(1+\rho)Z_0} (e^{j\omega t - r_0} - re^{j\omega t + r_0}).$

In these equations, V_i is the voltage riginal amplitude across Z_i Z_i (R_i) and (N_i) (R_i) (R_i) is the complex exhaustratic or wave impolance, p^i (R_i) (R_i) (R_i) (R_i) in the complex reduction coefficiency, p^i (R_i) (R_i) (R_i) (R_i) (R_i) (R_i) in the complex propagation coefficience or R_i in it the circle-frequency and in the frequency of a sinus signal, q is the amplitude attenuation and R_i is the frequency of a sinus signal, q is the amplitude attenuation and R_i is (R_i) (R_i)

any point of time and at any distance from the end as well as parameters ρ and $Z_{\rm c}$ can be computed.

If the wave impedance Z_0 matches the load impedance Z_1 , i.e., Z_e = Z_1 , then no signal reflection occurs, i.e., $\rho = 0$, the signal energy is absorbed by the load Z, that terminates the transmission line.

If a transmission into would not have any loss, i.e., R = 0, G = 0, a digital poles would propagate along the line without any distortion since all of the signal's component frequencies would travel with the same velocity. In this idealized case notifier the wave velocity ν nor the attenuantica of species on the frequency, and for this reason a signal in the loadiest transmission-line may conveniently be represented by a Fourier integral. The Fourier-integral representation of a step function $V_{\nu}(0)$ is a functionally integrated by the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ in the control of $V_{\nu}(0)$ is the control of $V_{\nu}(0)$ in the control of $V_{$

$$F \ V_{_0} I(t) \rightarrow V_{_0} (\frac{1}{2} + \frac{1}{\pi} \int\limits_{t}^{t} \frac{\sin \omega \, t}{\omega} \, d \, \omega) \ .$$

Since the value of a V_o sinest signal at an arbitrary x location is $V\sin\omega(t\cdot x/v)$ then at arbitrary x after the inception of V_o 1(t) the voltage v(x,t) is

$$v(x;t) = V_0(\frac{1}{2} + \pi \int_{-\infty}^{-\min \omega} \frac{(t - \frac{x}{y})}{\omega} d\omega) .$$

The equation of v(x,t) demonstrates that a step function suffers no distortion after any time of propagation in a transmission line that has no resistive and conductive loss.

In case, the lim's terminating impodures Z_i in frequency independent, i. is, purely ohmic $Z_i = R$, any digital signal is reflected by Z_i without distortion and with an amplitude determined by the reflection coefficient ρ . Thus a signal at any ρ for any x location at any point of time can be approximated by a geometric approach which simply stams up the reflections at any point determined by any x and t coordinates (Figure 4.19).



Figure 4.19. Reflection diagram for a lossiess transmission line.

For lossies transmission lines which are terminated by parely obtain improduces, the voltage reflection coefficient is $\rho_1 m^2 C_{\rm e}/W^2 C_{\rm e}/W^2$, can be correst reflection coefficient in $\rho_1 m^2 C_{\rm e}/W^2 C_{\rm e}/W^2$. Therefore, a characteristic coefficient is $\rho_1 m^2 C_{\rm e}/W^2 C_{\rm e}/W^2$. Therefore, while reflects a voltage injustice in the same phase and sense neighbors, while inclines a correst inputs in the exposure phase and same targetificate, while traffices a correst inputs in the coposite phase and same targetificate, while traffices a correst inputs in the coposite phase and same targetificate, while the line is closed by a desired caused for the contraction of the contraction of

If a transmission line is loaded by R_c—to and the signal generator resistance R_c—0, which may be a crode model for a billion that is connected to a voltage some amplifier, then the full voltage and current amplitudes V_c and I_c appear in every period of r = 10 (Figure 4.20). The T is the propagation time of the wave from one end to the other end of the transmission line.




Figure 4.20. Voltage (s) and ourcest (b) impulse reflections when R₂=0 and R₂→n. (Scorce [46].)

(b)

If a transmission line is coupled to $R_{\chi} \rightarrow 0$ and $R_{\eta} \rightarrow 0$, which situation may be applied as an approximative model for a sense circuit applying a current sense amplifier, then V_{ϕ} occurs in every $t = 2T_{\phi}$ but I_{ϕ} increases beyond limits as it should be in an ideal transmission line (Pagure 4.21).

Of course, in nonideal transmission lines, where R>0 and G>0, the ever present losses limit the increase of reflected signal amplitudes and the

idealization of transmission line provides not much more than an insight to the phenomena occurring in the circuit. Nevertheless, these simplifications in circuit operation allow for uncomplicated analysis of the phenomena appearing in high-speed sense circuits.




Figure 4.21. Voltage (a) and current (b) impulse reflections when R .. +0 and R .. +0 (Source [46].)

4 1.3.2 Signal Transients

Transient analyses of signals appearing in transmission lines, which have I length and which are terminated by a generator impedance Z_G and by a load impedance Z_D may conveniently be performed by applications of Laplace transforms. By Laplace transforming the telegraph equations (Section 4.1.3.1) at the conditions that initially at 1=0 both v(x,0)=0 and i(x,0)=0, the voltage v(x,t) and the current i(x,t) can be transposed to the complex p plain as

$$V(x,p) = V_0 \frac{Z_L \operatorname{chy} (l-x) + Z_0 \operatorname{shy} (l-x)}{(Z_0 + Z_L) \operatorname{chy} (l+Z_2 \operatorname{shy} l)}$$

$$I(x,p) = \frac{V_0}{Z_0} \frac{Z_0 \operatorname{chy} (l-x) + Z_0 \operatorname{shy} (l-x)}{Z_0 + Z_0 \operatorname{chy} (l-x) + Z_0 \operatorname{shy} (l-x)},$$

where

$$Z_Z=Z_0+\frac{Z_0Z_L}{Z_0}~.$$
 Since parameters I, V., Z., Z., Z., and γ as well as the Lankoc trans-

formed of the practically used generator functions are readily obtainable, the Laplace transforming of v(x), and u(x), to V(x), and u(x), is convention. The reverse Laplace transformation of V(X,p) and f(x,p) to V(x,x) and f(x,p), however, may be difficult, and to alleviate the completations in the analysis the use of restrictions in the parameters of the transmission line and of the terminating impedances are necessary.

A purely capacitive load impedance $Z_i = C_i$, on often be used to model the input of 2 mGNS welsom gandline, after for propose signal could be imposed to 300% welsom gandline, after for propose signal or a generated various sense in propose and for the design of timing, and a generated various for an ideal velocing signal propose of a capacitive load in Z_i , $Z_i = Z_i =$

ensmission line I, and velocity of the signal propagation v;

$$\begin{split} &v(x,t) = 0 \quad \text{if} \quad 0 < t \frac{x}{\nu} \quad , \quad v(x,t) = v_0 \quad \text{if} \quad \frac{x}{\nu} < t < \frac{2l - x}{\nu} \quad , \\ &v(x,t) = 2V_0 \left[1 - e^{-2t \frac{2l - x}{\nu}}\right] \quad \text{if} \quad \frac{2l \cdot x}{\nu} < t < \frac{2l \cdot x}{\nu} \quad , \quad \text{and} \\ &v(x,t) = V_0 \left[1 - 2e^{-2t \frac{2l \cdot x}{\nu}} + 2e^{-\frac{t x}{\nu} \frac{2l \cdot x}{\nu}}\right] \quad \text{if} \quad \frac{2l \cdot x}{\nu} < t < \frac{4l - x}{\nu} \quad . \end{split}$$

The shape of the voltage signal across the load capacitor C_k over a time of $t\!=\!9T$ (Figure 4.22) shows over- and undershots. Here, T is the time-period during the signal travel I distance.



Figure 4.22. Voltage waves across a load expansion terminating a loadess transmission line.

Signal undershots may also appear when a capacitation C_0 is discharged from a V_0 initial potential through a transmission line that is terminated by a short circuit $Z_0 = 0$ (Figure 4.23) on its other end. With the

terminated by a short circuit $Z_{t_{t}} = 0$ (Figure 4.23) on its other end. With the assumptions of $Z_{t_{t}} = 0$, the behavior of the bitline circuit of a dynamic memory, that consists of a storage capacitor, a bitline microstrip and a current sense amplifier, may be approximated.



Figure 4.23. Signal shapes when a short-creates con-transmission line discharges a capacitor.

In sense circuit analyses, a resistive generator impedance R₀ > 0 mm be added to the ideal step-function V,I(t) generator for improved approximation of the delay t, rise t, fall t, and eventual sap t, times. Sap times for attenuations of the output-signal swings have to be considered when $0 < R_0 < Z_c$ (Figure 4.24a), but when $R_0 > Z_c$ the output signal has no over- or undershots (Figure 4.24b) in a lossless transmission line

For transmission lines with little losses, i.e., R<<jul>
 jul, and G<<1/jo/C a polynomial approximation to the propagation coefficient y reveals that the wave velocity v increases with increasing frequencies to

$$\nu * \frac{1}{\sqrt{LC}} \! \left[1 \! - \! \frac{1}{8\,\omega^2} \! \left(\frac{R}{L} \! - \! \frac{G}{C} \right)^{\! 2} \right] \; , \label{eq:number_potential}$$

a

ration a is independent of a

$$\alpha \approx \frac{R}{2} \sqrt{\frac{C}{L}} + \frac{G}{2} \sqrt{\frac{C}{L}} \ . \label{eq:alpha}$$





Figure 4.24, Output waveforms when $0 \le R_G \le Z_O(a)$ and when $R_G \ge Z_O \ge 0$ (b).

The higher frequency components' higher velocity manifests itself in

gradual "flattering" of an ideal impulse as the impulse travels away from the signal source along the transmission line that has finite but small losses (Florum 4.25).





Figure 4.25, Impulse flattering in a transmission line with little losses. Transmission lines with little losses and with capacitive-resistive

erator and load impedances, model most of the interconnects, including bitlines, wordlines and other wires in a CMOS memory chip, acceptably. interconnect lines, which are plagued with significant losses, as the impulse propagates away from the generator an exponential decrease in impulse amplitude adds to the eventual distortions. Significant losses in interconnect lines, however, are avoided by technological and design measures in both on- and off-chip wirings to obtain high operational speed and low power dissipation and little noise sensitivity.

Off-chip interconnects and chip-pins may combine considerable load ductance L with relatively little capacitive and resistive components. Depending on the factor K=Z₀/Lv an inductive load on a transmission line may substantially distort an ideal generator sten-impulse (Figure 4.26).



Floure 4.26. Immules distortion by an industive lead.

The computation of the distortions in an ideal impulse in the general case, when all elements R, G, C and L appear in the transmission line and in the terminating impedances, are complex and requires the use of computers. In CMOS memory designs, the use of a general model is seldom necessary. Yet, the modelling of bittines, weedlines, decoder lines, input and output wirings as lossless and little-lossy transmission lines, i.e., as quasi-stationary electric circuits, is very important to the approximation of delay and switching times, signal over- and undershots and general signal forms in CMOS memories which have large storage carracities and fast operations.

4.1.4 Validity Regions of Transmission Line Models

The transmission line models which are which spelled to analyze loiword, decoder, and signal-line in an enemy claip, studied reimportuni assumptions (1) the effects of the wise-industraces are supportuni assumptions (1) the effects of the wise-industraces are supportunity of the effects of the superior to the claim part of the experior and performance of reachy all implemental (MoS many by the experior of the examples (2)) to get CMOS memory that may be questioned (17) became the propagation which by of the injuried deposit on the transmission line (18) to the control of the experience of the experiments or and perfect incompanion of the manipulates of the transmission generates resistance in the analysis of the transmission generates are visitioned. For the experiments (1, For Superior Conference 2) and the experiments (2, For Superior Conference 2) and th



Figure 4.37. Model for determining validity regions.

the propagation of a bit-signal along a wire of length I may be computed by the application of

a synchronous model with constant time irrespectively of 1 [48],
 a capacitive model with a delay increase of log I with increasing 1.

a diffusion model with a delay increase of l² with increasing leads



Figure 4.28. Validity regions of delay models. (After [47].)

Computations of γ_c and γ_c with parameters of 0.15-2 μ m CMOS technologies, results $\gamma_c = 10^4...10^3$ and $\gamma_c = 10^3...10^3$. These results indicate that in practical memory designs the long interconnects can be approached either by synchronous or by capacitive models.

To operate in the synchronous operating region the design has to satisfy both conditions for maximum wire length $l_{\rm s}$:

$$\hat{l}_z \le 10 \frac{\hat{R}_{ti}}{\hat{r}}$$
 and $\hat{l}_z \le 10 \frac{\hat{C}_L}{\hat{r}}$

where R_c, and C_c are the montimum guestates resistance and the load organizance, and I end or set the specific resistance and empositance of the transmistors line. Expressions for I_c adultate that in operation in the consultive formation of the constraint of the constraint of the consultive dividing the main someone cell army test mailler substrays, or by the instrution of repositer samplifiers in fixed R_c and C_c. In same circuits, the instruction of repositer samplifiers in fixed R_c and C_c. In same circuits, the instruction of repositer samplifiers in fixed R_c and C_c. In same circuits, the instruction of repositer samplifiers and the other consultance of the contraction of the constraint of the constraint of the contraction of the contraction of the constraint of the contraction of the contractio

For delay reduction in the unlikely case when the transmission line would operate in the diffusion region the methods described for avoiding operation in the capacitive region can also be used in addition to the eventual development of integrated nondispersive transmission lines.

The theoretical foundation for the three regions of delay-length computation (Section 4.13) may be obtained from the definition of canacitance and resistance in transmission lines.

$$\frac{\partial v}{\partial x} = - r i \ , \ \frac{\partial i}{\partial x} = - c \frac{\partial v}{\partial x} \ ,$$

$$\frac{\partial^2 v}{\partial x^2} = re\,\frac{\partial v}{\partial t} \ , \ \frac{\partial^2 i}{\partial x^2} = re\,\frac{\partial i}{\partial t} \ .$$

These are instances for the classical Poisson, or also called diffusion, to be acquaints within any be salved by the method of variable apparation of homogeneous boundary conditions (411). The final solutions describe location and turne dependancy of the voltage (κt_1) and current (κ_1, t_2) , and an expansion of the propagation delay times $t_1 = (\theta_1, e_1, \theta_2, e_2)$, and the propagation of (τ_1, θ_2) , at the assumption that both the driver and driven transistors have the same minimum size by minimum propagations of the propagation of the propagatio

capacitive load for all transistors, a nearly constant delay can be approached not only in the synchronous, but also in the capacitive region.

4.2 REFERENCE CIRCUITS

4.2.1 Basic Functions

An Afforce Lond provides a voltage, comma or dways reference level for elementation of legal and key il information where a signal best entermination of legal and key il information where a signal best entermination of the legal and legal information where a legal term of the legal and legal and

4.2.2 Voltage References

Voltage reference circuits, which are applied in most CMOS memories, include voltage dividers, threshold voltage droppers and complex subilized voltage regulators.

Voltage divident may be unitario or especiales. In evidente divident as recovering operation as serios of ensistent Figure 4-300 w MOS treatment (Figure 4-305) w MOS treatment (Figure 4-305) w MOS treatment (Figure 4-305) charge stonage compared, we show that the device of the state of the problems of the state of t

(a)

high-resistance dividera





Figure 4.29. Voltage dividers implemented in resistors (a) and translators (b) provide procharge levels.

Capacitance C₁, on formed preferably of polytikeon lines, which can be placed undernath the netal lines distributing the supply voltages V_n, and V_n. Transmers NRD and MR4 can also be positioned under V_t and the preferable of the preferabl

$$V_{R} = (V_{DD} - V_{SS}) \frac{R_{2} + r_{el}}{R_{2} + R_{3} + r_{el}} \text{ and } V_{R}' = (V_{DD} - V_{SS}) \frac{r_{el} + r_{el}}{r_{el} + r_{el} + r_{el}},$$

the resitances $R_{\rm H}$, $R_{\rm B}$, $R_{\rm B}$ and $r_{\rm B}$ have small percentage length-fluxuations, and $R_{\rm B}$, $R_{\rm L}$ and $r_{\rm B}$, the much large that $r_{\rm B}$, Here, subscripts 1, 3, and 4 inflicted transactions MS1, MS3 and MS6. High-resistance dividers consume small power, while low-resistance dividers can provide smaller consume small power, while low-resistance dividers can provide smaller variations in reference level and in precharge immulse annihilates than

In a capacitive divider (Figure 4.30), the impulse maplitude obtained by switching device MS1 is reduced in accordance with the ratio of divider opportunence C_{ij} and C_{ij} , and the resulting voltage V_{ij} is approximately $V_{ij} = V_{ijk} - V_{ijk} C_{ijk}/C_{ijk}/C_{ijk}$. At perchappe, V_{ijk} is further reduced by the eventual charge destribution when expected C_{ijk} is coupled to the divider and, in some designs, by a threshold-voltage-drop through the device MT^2 .



Figure 4.36. Capacitive divider in a reference circuit.

Throbabbook primaries use one of the basic characteristics of the MOSET Temmindise $I_{\rm th}$, the fractions where $I_{\rm th}$ is the MOSET Temmindise $I_{\rm th}$, the fractions where $I_{\rm th}$ is the MOSET Temmindise $I_{\rm th}$, the fractions where $I_{\rm th}$ is the MOSET Temmindise $I_{\rm th}$ is the same family and $I_{\rm th}$ is the given where $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction of the MOSET Tempindise $I_{\rm th}$ is the fraction $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise $I_{\rm th}$ is the MOSET Tempindise $I_{\rm th}$ in the MOSET Tempindise




Figure 4.31. Threshold-drop references

Faster charge times and tracking of V_{v} can be provided by increasing V_{vot} to $V_{vot} \approx V_{vot} = 2V_{v}$ [412] (Figure 4.32). For identical n-channel devices MP1 and MP2, at $V_{vot} \approx 2V_{v}$ the current balance may be approximated as

$$\beta(2V_{_{T}}-V_{_{T}})V_{_{DH}} - \frac{1}{2}V_{_{DH}}^2 \simeq \frac{\beta}{2}(2V_{_{T}}-V_{_{T}})^2$$
.

From the current balance the reference voltage is

$$V_R = V_{DS} \approx V_T$$

The gate voltage $V_{ab} = 2V_1$ is provided by series concented p-clumed reviews NFB, Mrb, and MFB, when cleak k_1 in high med k_2 likely like k_3 likely like k_4 likely med k_5 likely l




Figure 4.32. Threshold voltage change tracking reterence circui (Source [412].)

Temperature stabilized reference voltage can be obtained from the combination of a $V_{\rm OS}=2V_{\rm T}$ biased MOS transistor and negative feedback focult (Figure 4.33). In this circuit [413] the reference voltage $V_{\rm R}$ may be expressed as

$$V_{R} = V_{T} + \frac{1}{R} ,$$

where threshold voltage V_T and transconductance g_m are parameters of the output device MTI, and R is the feedback resistance. V_T has negative, while $1/R_B$, has continue temperature coefficient. The commounded effects

of both the positive and negative temperature coefficients can reduce the temperature dependency of V_a to less than 200 ppm/*C.



Figure 4.33. Temperature stabilized voltage reference.

Customity, increased V_s inhility for temperature and other environmental effects can be obtained by spellorisons of the voltage reacprosipies in a series reference regulator cross (Figure 4.59, the regulator principies in a series reference regulator cross (Figure 4.59, the regulator cross (Figure 4.59, the reservation of the basis references again V_s After a linear simplification to consider the basis reference again V_s After a linear simplification to the results of the crossist in V_s. The sensitivity S sed the compare resistance of the crossist is V_s. The sensitivity S sed the compare resistance of the crossist is V_s. The sensitivity S sed the compare resistance of the crossist is V_s. The

$$S = \frac{\partial V_{p_{k}}}{\partial V_{k}} \Big|_{V_{k} = \text{ corns}} \approx \frac{1}{1 + g_{n}r_{k}Ad} \quad , \quad R_{n} = \frac{\partial V_{p_{k}}}{\partial t_{k}} \Big|_{V_{k} = \text{ Constant}} \approx \frac{r_{k}}{1 + g_{n}r_{k}Ad} \quad ,$$

Here, V_N, is the stabilized reference output or precharge voltage, I, is the output current: r_i is the drain-source resistance and g_i is the transconductance of drawn MR1; A is the voltage gain of the amplifier; and d is the drivison axis provided by resistances R_i, and R_i. By increasing u. A and d. is

accordance with the equations, both S and $R_{\rm e}$ can significantly be reduced, but they can not be made zero.



Figure 4.34. Series-regulated reference circuit.




Figure 4.38. Parallel-regulated reference cir

318 CMOS Memory Circuits

In a parallel-regulated reference circuit (Figure 4.35) both the regulator device MRI and the voltage divider are placed between the output and the ground. The difference between the ordinary output with reference voltage V_p and a basis reference voltage V_p provides the error signal E_c and E is simplified to E by a gain of A before it reaches the give of shuth-reference MRI. MRI draws increased current when V_c increases, the increased current tend to decrease the output voltage V_{Ri} and vice very E_c.

In the parallel-regulated voltings source, as in the previously outlined series voltage regulator, with increasing g., and at both the S and R, may greatily be decreased and the stability of V., may significantly be improved the stability of both the sense and parallel regulated reference circuit may be mathematically examined by application of the Ruth-Hursvitz, Nyquise, Mibniloy, Bodo, or Kepfinaulier methods (330).

Some early designs adopted band-gap reference circuits from the bipolair technology, but hipolar references have seldom been used for GMOS memories, because of the additional process steps required to fabricate bipolar transistors in a CMOS chip and because of their poor voltare resultanty.


4.2.3 Current References

From the wide range of current sources, mostly the current mirror and feedback type of circuits are applied for current references in sensing schemes.

In current mirror references (Figure 4.95) a simple unboated chain of mannerer MIRI and MIZ provides approximately contains give-energy votages $V_{\rm sign}$, $V_{\rm sign}$ and $V_{\rm sign}$. When all devices MRI, MRZ and MS, opensits in the solution reproport contains reference current $I_{\rm sign}$ with the current $I_{\rm sign}$ of MRZ, and $I_{\rm sign}$ therefore the instability with the current $I_{\rm sign}$ of MRZ, and $I_{\rm sign}$ changes very limit with the electricists of the load current $I_{\rm sign}$ of sign of containers $I_{\rm sign}$. The size of MSI determinances the cought current $I_{\rm sign}$ and container $I_{\rm sign}$ is might contained $I_{\rm sign}$ and $I_{\rm sign}$ and



Figure 4.36. Simple current-marror reference circuit.





lined Widter current

20 CMOS Memory Circuits

gate-source voltage $V_{\rm GS}$ of MS3. The high and constant $V_{\rm GS}$ provides a high and constant output current $I_{\rm Bh}$ as long as all transistors operate in the saturation region.

Both series and parallel feedback current source electrics (Figure 4.38) can be derived from feedback voltage sources (Section 4.2.19) regulating output currents rather than output voltages. Series and parallel current regulations may be combined for more efficient stabilization (Figure 4.39).




Figure 4.38. Current regulation in series (a) and parallel (b) configurations

For the feedback current sources, the analysis and design considerations are the same as for the earlier discussed current source amplifiers (Sections 3.4.3 and 3.4.4) and voltage sources (Section 4.2.2).



Figure 4.39. Combination of series and parallel current regulation.

4.2.4 Charge References

Charge reference circuits use the principle of charge distribution and recombination on whiched orpacience. In a client that contains a finite number of capacitories and without, in absence of generators and power sources, the total amount of charge stored on the capacitors of the circuit before the activation of awaches $\Sigma O(Q_i)$ quasits with the total amount of charges after the activation of rwisches $\Sigma O(Q_i)$ pats the amount of charges for during the considered amount of time $\Delta O(Q_i - Q_i)$.

$$\sum Q(t_e) = \sum_{i=1}^n C_i v_i(t_e) = \sum_{i=1}^n C_i v_i(t_i) + \Delta Q(t_i - t_e).$$

Here, $v_i(t)$ is the voltage on a capacitor C_i at a t time, and $Q_i(t)$ is the charge stored in capacitor C_i at a t time.

Charge distribution and nedistribution are widely applied in dynamic differential sense circuits (Figure 4.40) to compare data to a reference level on a prior bittless. In dynamic memories, a bitary datum is stored on a cell capacitor C_c, all capacitance outpled to the bittlines C_c, and C_c, we workstared to V_c, and the cancelor of a detune cell C_c is seedied as a




Figure 4.40. Charge reference in a dynamic differ

charge reference to generate a reference weltage $V_n = v_0(t_i)$. Here, $v_0(t)$ is the time function of the voltage on especttor Co. If the time-dependent voltage on the capacitor C_c is v_c (t), the time after complete precharge and before turning access devices MCI and MD2 or is to, and the time after turning MC1 and MD2 on and after the complete charge redistribution is t,; then the voltage difference $\Delta v(t_i)$ between the billing nodes at the time of t, is

$$\Delta v(t_1) = \left| \Delta v_{g_1}(t_1) - \Delta v_{g_2}(t_1) \right|.$$

Voltage difference $\Delta v(t_s)$ may be approached by applying the charge equivalence principle. From the total amounts of charges at the time tbitline voltages v. (t.) and v. (t.), if zero charge-loss is assumed, i.e. $\Delta Q(t,-t_i)=0$, then $\Delta v(t_i)$ may be expressed as

v₁₁(t₁) =
$$\frac{C_C}{C_- + C_-} v_C(t_0) + \frac{C_{11}}{C_- + C_-} v_{14}(t_0)$$
,

$$v_{EC}(t_1) = \frac{C_0}{C_0 + C_{ec}} v_0(t_0) + \frac{C_{ec}}{C_0 + C_{ec}} v_{gc}(t_0)$$
,

differential input voltage for the sense amplifier, can be obtained $\Delta v(t_{\scriptscriptstyle \parallel}) = \frac{C_{\scriptscriptstyle \parallel}}{C_{\scriptscriptstyle \parallel} + C_{\scriptscriptstyle \parallel}} v_{\scriptscriptstyle \parallel}(t_{\scriptscriptstyle \parallel}) - \frac{C_{\scriptscriptstyle \parallel}}{C_{\scriptscriptstyle \parallel} + C_{\scriptscriptstyle \parallel}} v_{\scriptscriptstyle \parallel}(t_{\scriptscriptstyle \parallel}) \quad ,$

where
$$C_2 = C_{21} - C_{02}$$
, where $C_3 = C_{21} - C_{02}$, where $C_3 = C_{21} - C_{02}$.

Clearly, a $\Delta v(t_0) \neq 0$ appears if $C_0 \neq C_0$ or if $v_2(t_0) \neq v_3(t_0)$. Thus, the magnitude of either one or both C_0 and $v_3(t_0)$ can be used to control the

where $C_n = C_{nn} - C_{nn}$ Clearly, a $\Delta v(t_t) \neq 0$ appears if $C_C \neq C_D$ or if $v_C(t_t) \neq v_c(t_t)$. Thus, the

reference voltage Va. In most of the CMOS momories Va is chosen so that $V_A = Q_A/C_0$ provides operating margins which are approximately the same for sensing log 0 and log 1, i.e., V_a , $V_a = V_1$, V_a . Here, Q_a is the reference charge, V_0 is the maximum of the logic low level, and V_1 is the minimum of the logic high level. Knowing V., V., C., C. and the desired $V_{a}=v(t_{c})$, and by setting $v_{c}(t_{c})=V_{b}(t_{c})=V_{c}=V_{cc}$; the dustmy capacitance C_0 can be approximated. Alternatively, by setting $C_0 = C_0$ the initial dammy cell voltage $v_0(t_0) = V_m$ can be approached. In designs where $C_0 \neq C_0$, the dammy especitance is about $C_0 \approx C_0/2$. Sense circuits using Co = Cc closely track parameter variations in both Cc and MCI, and they feature, therefore, higher sensitivity, faster operation and greater environmental tolerance than circuits applying $C_0 \approx C_c/2$ do.

One of the primary nims in sense circuit designs is to generate an acceptably large signal $\Delta V(t_0)$ for the sense amplifier. Although the amplitude of $\Delta V(t_0)$ depends mainly on the ratio between C_0 and C_0 , and equimization of $\Delta V(t_0)$ by appending reference design can significantly improve the performance of a dynamic memory.

43 DECODERS

The address information to locate memory cells in an array are transmitted in codes to reduce the number of chip-to-chip and chip-internal interconnects. The codes applied in CMOS memories are almost exclusively of himsey types, because of their area efficiency and their inherent amonability to memory-army implementations. Nevertheless,

some military and high reliability memories may apply other addressing codes also.

The addressing of a memory cell in a two-dimensional XY array of $n \times n = n^2$ number of memory cells by the simple binary code needs 2 log'n addressing bits and two one-out-of-n decoders. Three one-out-of-n decoders may be used in very large memory chips in three-dimensional XYZ addressing schemes

Addressing decoders, most commonly, see implemented in rectangular NOR and NAND forms (Figure 4.41). In both NOR and NAND decoders the output lines are procharged by devices MP1-MP4, while highresistance leak-transistors MP5-MP8 compensate the leakage-current caused changes in loric levels when the decoders are inactive.

The application of a full-complementary decoder (Figure 4.42) is beneficial, where the row or column witch allows for accommodation of double amount of transistors, and where low power dissipation and large noise and operating margins are required. Particularly, memories operating in radiation hardened or in other severe environments, and y full-conplementary decoder circuits.

Theoretically, rectangular decoder implementations provide neither the smallest area nor the fastest operation for one-out-of-n decoders. Nonetheless, the structural similarity between a rectangular decoder and an army of memory cells, and the adjustability of the decoder output lines to the row and column pitches of a memory cell array, makes rectangular schemas the smallest and fastest operating decoder implementations to memory cell arrays.

The implementation of a tree-decoder (Figure 4-43) can provide spendy operation at reduced layout area in some special memories. In treeconfigurations, bush decoding speed can be obtained because only one threshold voltage V_v drop appears between an input and an output, and because buffers may conveniently be inserted in the layout The layout can be designed in a small area, because only a single address line, rather than two, the true and complement lines, dare needed for decoding, and because no drain, source or gate contacts are required to implement the tree circuit.



Φ,




Figure 4.42. Full-complementary decoder.



Figure 4.43. Tree-decoder configuratio

In implementation of large memories the application of a precoder (Figure 4.44) can substantially reduce both the layout area and access time. Namely, the use of a predeceder cuts the number of transistors that load an address buffer in normal rectangular decoders. Moreover, prodecoding allows for an efficient layout design when decoder segmentation for suborrays is required (Figure 4.45).

The analysis and design of one-out-of-n decoder circuits are similar to those of wordlines and memory cell arrays and transmission line models may have to be applied where the number of outputs n is large (Section 4.1).



Figure 4.44. Two-to-four rectangular predecoder applied to a decoder.



Figure 4.45. Predecoder enables subarrays. 4.4 OUTPUT BUFFERS

The output buffers of a memory convert the chip internal logic levels and noise margins to those required for driving the inputs of chip-external circuits in digital systems. Memory output circuit operations in certain temperature and supply voltage ranges, have to satisfy requirements in both DC and AC conditions, which are specified at the outset of the design.

The DC operating conditions of the memory outputs (Figure 4.46) define a minimum output voltage Von (current Lee) for the logic bigh level at a given current (voltage), and a maximum output voltage Vrs. (our rent In) for the logic low level at a given current (voltage). By these output levels, the inputs of another integrated circuit have to be driven, and for the inputs the minimum logic, high voltage Via (current La) at a given current (voltage), and the maximum logic low voltage V_E (current l₀) at a given current (voltage), are usually provided. The differences $V_{\rm cu}$ - $V_{\rm tot}$ and V. - V. result the margins in which the occurrence of noise signals can be tolerated.



Figure 4.46, DC output and input logic levels at room-temperature.

The AC operating conditions for the outputs determine the properties of the signal-transients which are to be performed by the output buffers at given DC signal levels, and comprise the required rise time t, and fall time t of the output signal when the output pin is connected to a specific load impedance. For an output buffer the load equivalent impedance is modeled usually by a carracitive-resistive circuit (Figure 4.47), but modeling for high speed operations requires the inclusion of inductive circuit elements also

The primary objective of the output-circuit design is to provide the required output signal levels for log 0 and log.1 at a switching speed which approaches the memory's chip-internal performance, or which

130 CMOS Memory Circuits

maintains a predetermined performance. High speed performance, in driving a large capacitance, can be achieved by applying sealed buffer stages between the wide output devices and the minimum-size object interim transistors. Scaling factors may be optimized for speed, power of sea by theoretical approaches [414], but in practice the factories backward-scaling proved to be the most useful approach



Figure 4.47. Sample output buffer with a food equivalent circuit.

In the regilication of the fluorische backward-souling stellaring on the doubting of the simple couple building, first a diese of the two couples consistence SNI and NPC, are dominated so that SNI and NPC are consistence SNI and NPC, are dominated to that SNI and NPC are stand to TEAR. The large improduces of MNI and MNPC in considerant as the local improduces for devices MNI and MNPC, and the sites of NNI and NNI are designed to promotine fines me, each are temporal to not to the local improduces of the site of the site of NNI and NNI are designed to produce the sites of NNI and NNI produces from the site of NNI and NNI and NNI are designed to or allow matter than those of NNI and NNI when they are designed to or allow matter than those of NNI and NNI when they are designed to or allow matter than those of NNI and NNI when they are designed to proposed the ethic personal and the C similarly and the size of NNI and NNI proposeds the ethic personal and the SI and the size of NNI and N backward scaling of sizes through three or two stages is sufficient in most

Output circuit operations often comprise requirements for a highimpedance output-state in addition to provide standardized log.0 and log.1 levels at certain switching speed. In such tristance output circuits (Figure 4-46) the backward scaling involves the sizing of both logic gates and inverter circuits.




Figure 4.48, Tri-state output buffer.

The operation of complementary inverter circuits include phases when both the n- and p-channel devices are turned on. During these phases, the output buffer generate noise currents, ground- and supply-bounces, bulkpotential variations and increased substrate currents. To decrease these undestired currents and voltage, changes the output transister may be turned on during two distinct impulses (Figure 4.49) nather then by a single complementary signal.

Figure 4.49. Avoiding direct current between the power supply poles.

The output signal, in ammenous applications, is required to stay unchanged on the output-pin until a different datum appears. For that, the datum may either be stored in a minimum-sized inten placed between the some amplifier and the output logic circuit, in a positive-feedback sense amplifier in some designs.

Output Write designs for that operating systems may have to stope with signature desired. One failure singuist reflection. On Failure site spatial reflection, Can Failure site spatial reflection, Can Failure site such that the same as the wave improduces of the driven intensition to the control of the same as the wave improduces of the operation state by a series control of a resident many constantially the approximate by a series control of a resident many constantial for a generalization of a resident many constantial for a resident state of a resident stat

impolarses is the preferred approach because the connected implementation of its contributors circuit clements is connected.

In an exempting rigidal controlled comput circuit (Figure 4.50), parallel-connected devices MNI-MNS and MNP-MPII determine the output mentations Z₀, 415, Devices MNS and MNP2 are replicate of transistors MNI and MNP, respectively, and reference impedamence Z₁13 and Z14 are clearing to neuronizate the Z137-Z14-Z, condition. The velocities do not necessarily an extraordinate the Z137-Z14-Z16, condition The velocities of the recomments the Z137-Z14-Z16.




Figure 4.50. Digital controlled output buffer providing a near wave-introduces interface.

2.13 and 2.14 me compared to voltage references in Comparator N and Comparator P, and their digital computs are coded by Encoder N and Encoder P. Depending on the code used, the sizes of devices MN2-MN5 and MP8-MP11 may be the same or weighted, Devices MN2-MN5 and MP8-MP1 are activated in arrement with the codes recreasming the

334 CMOS Memory Circuits

instantaneous voltage days in α 2.13 and 2.14, so that the combined drink-inverce resistences of NN1-MNS and MPS-MPI2 approximate the wave impositance, i.e., $\epsilon_{e_{i}} = \nu_{e_{i}} = \delta \epsilon_{e_{i}}$ and $\epsilon_{e_{i}} = \delta \epsilon_{e_{i}}$ during and after the charge of the output signal level. Thoughout a sugal swick deither the A-brands of the P-channel or other policy of the control of output devices are networked. Other variations of impositive controlled output circuits may usually the comparation with the encoder circuits, may combine a linear amplifier, a linear insignance with a digital inter-visitative quantitative, or may also yet vision on the design proposition in the control of the design proposition of the design proposition of the design of the control of the control of the design proposition of the design proposition of the design of the control of the design proposition of the design of the control of the control of the control of the design of the control of the control of the design of the control of th

CMOS memory designs may be required to accommodate a simultaneously operating multiplicity of output buffers to increase the communication bandwidth between the memory and the computing circuits. Simultuncous multiple output circuit operations greatly ealarge power dissipa-tion and noise generation. A reduction in both power consumption and acuses may be achieved by the applications of low weight codes, most conomically by the implementations of Berner codes (Section 5.7.4.4) to the consecutive sets of the output data. An encoder-decoder circuit for an N-bit output set (Figure 4.51) may comprise a digital comparator DCOMP, a majority vote logic MVL (Section 5.6.5), an inverting/noninverting circuit I/N1 an encoder-decoder circuit for a Berger code ENC/DEC, and a flin-flor FF. The DCOMP circuit compares the upcoming N-bit data $v_{el}(t_1)...v_{el}(t_\ell)$ with the present output data $v_{el}(t_i)...v_{el}(t_k)$, e.g., by 2-input XOR pates. Each XOR gate fields the result of the comparison into the MVL. The MVL circuit indicates the number of output bits which differ at time t, from those at time t., i.e. AN, If AN>N/2, then FF generates a flag signal and the I/NI circuit inverts each output datum, otherwise the output data remains noninverted. Thus, the possible number of the output-signal transitions can be endoced to MD or to less than MD. Further reduction in the number of simultaneous outset second transitions are recorded by the ENC/DEC circuit that encodes the output data-set into a low-weight Berger code (Section 5.7.4.3), If the data terminals are bidirectional, Le they serve as both outputs and inputs, then the ENC/DEC circuit also Accorder the incoming data set from the Benner code to a waighted Noon-



Figure 4.51. Coding schema for N simultaneously operating outputs and inputs.

All there types of output before operations, the phase-shifted, impedance-controlled and the coded ones, immediace additional divity into the signal transfer, and require cetts allions areas for implementations. Noverthetes, the graph delay extensions and the saws increase are small in many of the CMOS summey designs, and the obtainable combination of the cyberyene, high-peed and reliable operations greatly ordelizates the operation of the code of the code of the code of the code of cupts buffer circuits for CMOS memories are constally the same as shown for other digital CMOS integrated circuits.


4.5 INPLIT RECEIVERS

Input nextures convert the disponential topic beyon and one margins to those inseption of the entering reportion electrications), and provide the data signal chemicatricits which are necessary for the safe operation of the objectional circuits. Presenting conditions. The IrC operating to delinated from the IrC and AC operating conditions. The IrC operating to the objective of the input necessary of the objective of the objective of the objective to an input necessary amendment of the objective objective objective of the objective objectiv


Traditional input circuits apply essended inverter-chains, in which the input logic levels and noise margins are adjusted by using substante bias for modification of the threshold voltage in the first inverter. Threshold voltages may also be adjusted by loss implantation of the channel region without the use of voltage has between source and substante nodes

A differential voltage amphifur (Section 3.3) coupled to a reference voltage accure (Figure 4.57) may also apply nonstinudari- often arethreshold devices for input signal datasetion. Hen, devices forl), MyO2 and My2 form a low pass filter to avoid direction of spurious signals, and the cuspet signal of the differential amplifier is further amplified to provide the resultered standal levels and transient times.

To those inputs, on which the input signal transients are expected to be porticularly slow, Schmidt triggers [416] may be used to reshape the input signal. A Schmidt trigger (Figure 4.53a) is a threshold switch that applies positive footbooks selectively to each the rising and the falling signal



.



(a) (b)

CMOS Memory Circuits

names. The selection feedback allows to design the LV computing determination $\nu_{ij} N_{ij}$ below mint as well as the former than the feedback and the selection of the selec

$$V_{\rm pr} \approx (V_{\rm DS} + V_{\rm DS}) \beta_{\rm qs}^{\rm N} / (1 + \beta_{\rm qs}), \, \beta_{\rm qs} = \beta_{\rm r} / \beta_{\rm ps}$$

and, similarly, to the reverse trigger voltage

$$V_{\text{RT}} \approx (V_{\text{DO}} \cdot V_{\text{DO}}) \beta^{\vee}_{\text{op}} / (1 + \beta^{\prime e}_{\text{op}}), \beta_{\text{op}} = \beta_e / \beta_{\text{to}}$$

where β is the gain factor, real indices 1, 3, 4 and 6 designate devices MN1, MN3, MP4 and MP6. The expressions of V_{rr} and V_{xr} supapproximation, because they disregard the varying effects of back gate bass voltages, churnel length modulations, carrier mobilities, and other parameters, on the signal development.

parameters, on the signal development.

For input signals which are to be stored and reshaped a level-inneitive inch (Figure 4.54) can be used. The reference level V_{ac} may be set at TTL legisle threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = V_{ac} = 0$ Calo So legis threshold $V_{ac} = 0$ Calo So legisle $V_{ac} = 0$ Calo So le

i_i(t) decrease, but the current difference [i_i(t)-i_i(t)_i increases rapidly because of the regenerative action of the circuit. When the currents stop the circuit latches the datum consistent with the input level.




Figure 4.54. Level-remaitive latch.

To avoid reflection by the high input impedance of the input receiver Z., a chip-external or a chip-internal wave-impedance Z., that shunts Z., may be applied. Z. = Z. provides a reflection coefficient p=0 on the input of the receiver circuit (Section 4.1.3).

CMOS Memory Circuits

Input receivers are applied to detect and smeller all type of signal, including data, address, central and clock rigata. Address input creature, bowever, may be required to generate a chap-cashle CE signal whom a retarnation or character of perform as an address transition or character of perform as an address transition advanced to excesser (ATD). A wide variety of ATD circuits can be combined from algorithms of the commission designs combine the input receiver with ATD functions and use the static memory cells (Figure 4.55) or single flow pleces which are designed admally for the memory case.




Figure 4.55. Circuit combining input receiver and address transition detector

or overhead circuits. The shown ATD circuit includes an input receiver circuit MN1, MN2, MP3, II-15, a mentory cell MN4-bNN7, MP8, MP9 and a one-bit digital comparator circuit MN10-MN13, MP14, 16. The separate secretaria securitaria in the form of a digital signal this converted into displacement insteaded. It the Againt represents the same dismess as the one that is stored in the memory cell, the potential on the protection of the same denses. It is not the same dense in the sa

those for CMOS digital circuits, e.g., [417].

4.6 CLOCK CIRCUITS

4.6.1 Operation Timing

In both years and dalp levels, memory circuits may be designed to propertie in multimouse or in satisficated (exciportations) and expensive or in substances and time through the test of a Synthetic or dispulsed civility and a reference of the size of the size of a street civility and a reference six-letting date on treet, who is practiced when an output grain control that is practiced by a civility and present that bijest of the civility that or consideration, and combine of the civility that or consideration, and combine of the civility of the civilit

In systems, a memory operates synchronously when a chip enable ingut is driven by a central clock signal discettly, or indirectly by a driviative of the central clock signal. Self-timing is applied, when a signal change in the address or drive activates the memory without the use of any

derivative of tall class as desirates the memory without the use of any charge in the ablents or data subvisates the memory without the use of any charge-termal clock legand.

Clip intermally, most of the memory designs use synchronous description, because it makes possible to combine high operational speed and clear control on the limitar designs for the constituent circuits. Selftimed designs may reduce power dissipation, but they are less controllable by available design tools and provide longer memory access times than clocked synchronous designs do

Clock impulses which are distributed within a memory chip, may sigculated by delayed (alwayd) and districted due to the effects of the pursible resistances and capacitances distributed along the clock lines and due to properties of the electromagnetic wave propagation in the clock line (Sections 4.1.3 and 4.1.4). Delays and distributed clock rank by anlyzed by lumpod resistor-capacitance, transmission-line and diffusion models (Section 4.1) to obtain the evisitions from insepted timing.

Perfect introduzedy in tessing white a memory chip our only be doigned theoretically, it means, the design considers the clocking simulatneous at long as the clock stew does not interfere with the plasmed operation of the circuit in memory circuits, approximately equal clock stews and, threely, regional imministracement, are rather easy to provide, bewell that the contraction of the circuit in the contraction of the circuit in the contraction of the circuit in the contraction of the contraction of the first plant 4.50. If the generated clocks propage with equal species in all the



Figure 4.56. Equiting lines in a double mirror symmetric architecture



Figure 4.57. Equitime regions in symmetrically arranged subarrays.



Figure 4.58. Correct hazardous and erroneous timins

CMOS Memory Circuit

When a substray, that is placed for from the clock personals, required, to checking at a certific question for To flow detectives an augministent that the clock imagine arrives at T_s & X rather than at T_s. At represents the cellbrane shift, that one has been given at the clock imagine and the contratual content of the contract of the contract of the contract of the place error that reach from check sheem my imagine the operations of the effected derivant (Figure 4.58). Therefore, very large memory circuits and verying the adjustment of clocks places and establishment of stated stated derivant (Figure 4.58). Therefore, very large memory circuits and verying the adjustment of clocks places and establishment of adjustment of verying the adjustment of clocks places and establishment of adjustment of verying the adjustment of clocks places and establishment of adjustment of the contract of the

4 6 2 Clock Generators

Memory designs use very high number of clock inequises, e.g., 150, for ensuring percess sequence in selectivate operation, and for causal imming that facilitates memory operations at worst-case variations of processing und environmental permenters in the chief. Clock generation in the chip is implemented nearly in all of the designs, because it greatly reduces the number of delipto-chep interconcented, makes the complexity of




Figure 4.59. Cascade of inverters in an address transition detector

system design acceptable, and can be designed to track the variations of some parameters. From the wide variety of clock generating circuits CMOS memories apply those which base their operation on inverter chains, simple flip-flops or memory cells and a few logic gates. A cascade of inverters is often used for delay and shaping of signals, e.g., in address transition detector (Figure 4.59), and for generation of nearly symmetrical timing signals, e.g., in ring-oscillators (Figure 4.60).




Figure 4.69. Clock generation by a ring-oscillator.

Arbitrary signal lengths and delays can be obtained by combining setreset SR flie-FLOPS or memory cells with inverter chains (Figure 4.61). The time delays introduced by the inverter chains and flip-flops, change as threshold voltage, gain factor, supply voltage and other CMOS device parameters vary due to processing and environmental influences. As long as the parameter changes are approximately uniform on the chip, the timing provided by these circuits adjusts to the changes occurring in the addressing, data write and read operations. In designs for very fast operations, some of the inverter chains may be replaced by tensmission lines formed of interconnect lines (Section 4.1).





Figure 4.61. Generation of various clock signals.

Clock frequency dividers may preferably be formed of the well known binary-counter, shift-register-based nonlinear counter (Figure 4.62), and Johnson counter (Figure 4.63) for divisions by 2°, 2°-1, and n, respectively, there n is the number of stages in the divider Common features of these three frequency dividers are the nearly hazard free operation, the medicability of memory cells designed for the data storage array, and small layout area.

All clock penerator circuits introduced here can apply the memory cells and a variety of repetitive circuit elements which are designed

actually for other memory circuits.








Figure 4.63. Johnson courter.

4.6.3 Clock Recovery

To recover clock-phase shifts and to reestablish timing reference, many memory designs employ simple logic gate combinations, changes in operation modes from synchronous to asynchronous and back to synchronous, and phase corrections by phase locked loop PLL circuits. Apart from

CMOS Memory Circuits 348

the use of traditional logic gate circuits, applications of Muller C, delay mimicking and digital PLL are the most docile approaches to clock recoveries in CMOS memories

A Muller C circuit (Figure 4.64) [418], called also as join, last-of, or rendezvous circuit, is a bistable device which provides a log.1 on output MC only after all the innuts A and B and the output MC are less 1, and MC gives log 0 output only after all variables A. B and MC are log 0. The latched output responds to the last one of a set of signals changing in the same direction and, thus, it can indicate the accomplishment of a set of logic operations. The indicator signal may be used to start a new sequence of clocks or another set of operations.




Figure 4.64. Muller C circuit. (Source (4181.)) A new sequence of clocks may also be initiated by a delay line that mimics the worst-case delay of the circuit (Figure 4.65). The delay line is preferably a replica, or a dummy slice, of a column or a row of the memory cell array or decoder (Section 4.1.1). The dummy elements copy the signal delays occurring in the controlled circuit, and provide parameter tracking which assure circuit operation in wide ranses of parameter variations.



Figure 4.65. Delay mimickin

Most of the very large memory circuit designs enapley phase-locked poops PLLs to cortical cluel-phase statistic and to remeabilis a timing reference, PLL theory and operation are extensively studied [419] and evolved to be an unportant branch in the communication technology. Albeit PLLs acrossed many cased the expectations, simple PLLs can very well be used to remove uncertained expectations, simple PLLs can very well be used to remove control of the expectations, simple PLLs can very device these between the expectations of the expectation of the very large plant of the expectation of the sized and to lock the adjusted when the a feedback loop.

The loop includes a (1) phase descence PD, (2) low-pass filter LFF, and (3) voltage controlled oscillate VEO (Figure 466, lin simple implementations, the 701 compares the displant output signal of the VEO (9)(10) as the result of the veoletic phase of the veoletic




Figure 4.66. Basic phase-locked loop.

In correction of a phase error the loop needs a so-called Intency time to stabilize itself. At a signal socquisition, the shape and the timing of the output signal may fluctuate without a change in frequency, and this type of fluctuation is referred to as jitters. Latency and jitters limit the applicability of PLLs in CMOS memories.



Figure 4.67. Primitive phase detection

In CNOS implementation, a phase detector may be as primitive as one logic gate (Figure 4-67), and a voltage controlled collition may be a timple ring-oscillator with transutor-capacitor tuning elements (Figure 4-88). For designs of low-pass filters resistive-capacitive IX elements in [1 and T types of ladder configurations on the applied most conveniently, and most of the filters developed in the linear circuit technology (420) can be adopted to CMOS memory designs.




Figure 4.68. Simple voltage controlled oscillator.

The exity linear operation characterisation of the CMOS PL, circuits, $(a_1, c_1) \sim k_1 | a_2 > 0$, the tell $P_1, v_2) \sim k_1 | (a_2 > 0)$, $k_1 = k_1 | a_2 > 0$, and $y(t) \sim k_2 \sim k_1 | (a_2 > 0)$, of the tell $P_2, v_3 \sim k_1 | a_2 > 0$, and $y(t) \sim k_2 \sim k_3 \sim k_3$

and dD/dt=dD/dt. Simple CMOS PLLs are so-called second-order analog systems [421] because their transfer-function H(p) has two poles

$$H(p) = \frac{\Phi_{\rm ext}(p)}{\Phi_{\rm ext}(p)} = \frac{\Phi_{\rm p}(p)}{\Phi_{\rm p}(p)} = \frac{\omega^2_{\rm H}}{p_{\star}^2 + 2\beta \omega_{\rm N} p + \omega_{\rm H}^2} \ ,$$

where

$$\omega_N = (\omega_{LW} K_1 K_2)^{\frac{1}{2}}, \quad \xi = \frac{1}{2} \left(\frac{\omega_{LW}}{\kappa_L K_L} \right)^{\frac{1}{2}},$$


and to yet = 2II/RC represents the frequency in the low-pass filter that is determined by the constituent resistive R and capacitive C elements. For near optimum operation parameter $\xi = \sqrt{2/2}$ should be aimed, which provides a nonperiodical and fast system transient. The optimization of 5. however, is limited by the interdependency of parameters & o., o. ., K., K, and K. Other system parameters, such as loop bandwidth, attenuation of high frequencies, frequency and phase capture ranges, also impose limitations and, together with inherent frequency- and phase-noises, coerce tradeoffs in PLL designs. Further tradeoffs are introduced by the mandatory satisfaction of stability criteria (Section 3.4.10) in the designs of the PLL feedback loop. To alleviate the effects of design tradeoffs a variety of system and circuit technical approaches have been developed and published, e.e., [422], for communication devices.

4.6.4 Clock Delay and Transient Control

Clock delays may be reduced most simply by inserting buffers periodically into the long clock line (Figure 4.69) [423]. The clock delay To on a line that is buffered by single inverters may be approximated as

while T_{et} for a line that uses tapered inverters may be calculated by

$$T_d \approx Ke^{4c_0} ln \left(\frac{C_T}{\kappa C_T} \right) + \frac{R_s C_T}{\kappa}$$
.



Here, r. and c. is the total output resistance and load capacitance of a line

man, a now, a set tool coupse resonance man man experience of a line before copies experience, and ex, set to experience tools for indetroffice copies experience, and it is the deviation fears in the of L bength, i.e., L/K is the distinct became now line beliefle, As a function of K the clock doley T_s covers manuson (Figure 4.79) because the inserter instrument delay and their paramic expensioners contents the finite switching times and shorter signal propagation delays gained by the delication of lines and shorter signal propagation delays gained by the delication of lines and shorter signal propagation delays gained by the delication of lines and shorter signal propagation delays gained by the delication of lines and shorter signal propagation delays gained by the delication of lines and shorter signal propagation delays gained by the delication of lines and solid contractions of lines and the state of the decrease in highly T_s depends moneyly see the layer parameters 1, K, and C, does, and improvements and solid delication specific terms. 354





Figure 4.70. Clock delay as a function of the line division factor.

In diddiction to clock kiews, signal reflections (Section 4.13), cross using (Section 5.2.2, pround and supply bosonics (Section 5.2.4), may disting (Section 5.2.2, pround and supply bosonics (Section 5.2.4), may disting (Section 5.2.2, pround a supply bosonics (Section 6.2.2, pround 5.2.2, prou

To control the shape and delay of a clock signal a variety of circuits are developed in CMOS technology, nevertheless, the described circuits soom to be the most amenable approaches to memory designs. Approaches like driving the clock network from a multiplicity of pods or driving each substrays by individualized external clocks, can significantly reduce clock skew and factors, but the extension of pin count and system clock network may only be exceptable in specific high performance systems.






Figure 4.71. Clock signal reshaper circuit 4.7 POWER-LINES

4.7.1 Power Distribution

Power distribution within a memory chip is provided by a circuit of low-impedance interconnect wires. The nonzero impedance of the interconnects causes undesired voltage drops (current-resistance IR throat) on the supply lines, temporary changes of ground and supply voltages (ground and supply bounces), appearance of sportous signals in the supply network (power bus noises) (Section 5.2.4), and electromechanical degradations in supply-line materials (electromigration) [424]. All these power supply problems and the reduction of their lammful effects are extensively analyzed in general electronics and integrated circuit techniques [425]. Nonetheless, some techniques are particularly amenable to memory applications.

In memory arrays IR drops may significantly decrease the sense circuits' operating margins, and the currents generated by potential differences in the nower network may oppose the current induced by the datum stored in the accessed memory cell (Section 3.1.3.3). Thus, the datum may be misread. To reduce operating margin degradations and misreading

CMOS Memory Circuits

probability a Winston-Indge like configuration for power distribution (Figure 4.72) is suggested. In this configuration the voltage drop from nodes $V_{\rm TS}$ to nodes 1,2,... nor the same as from $V_{\rm HS}$ to nodes 1,2,... nor the same as from $V_{\rm HS}$ to nodes 1,2,... of the wires have uniform resistance per length unit. Consequently, a voltage drop $V=V_{\rm DS}/V_{\rm HS}$ generates no DC current between node pairs 1/2, 2.2.




Figure 4.72. Power lines in bridge configurations

Ground and supply note between two propose significant reductions in operating and some surgain, indexes reduction corrects, district both and and write operations, seed may cause date loss in memory cells. Each finite and write operations, seed may cause date loss in memory cells. Each finite and many propagates through the power lines. Large inspoluse, which are belief to the contract of the contract of the contract of the contract belief can will also be supplied to the contract of the contract of belief can will the prove lines and postage prints, and with all the object internal circuits, contracts an arbor complex methods and the complex threshold of the contract of the contract of the contraction of the modified by a combination of immunician lane (Section 4.13) and language of contractions of cognitative analysis of power purply counts. this model network, it is assumed that the pin and the chip-external wire inductances L_{10} and L_{10} the chip-external load capacitances $C_{11}, C_{21}, ..., C_{2n}$




Figure 4.73. Model of the power circuit.

the wire resistances R_{ss}, R_{ss}, B_{ss}, and the output buffers I_s, I_s, domined the transient behavior. Capsolitance C_s and resistance R_s, respective the impostance of all obje-internal memory circuits with the exception of the impostance of all obje-internal memory circuits with the exception of the memory circuits and the contract of the contract of the contract of the same on any beautiformed in a restal indicator-enginer-expective LNC circuit and the buffer operation may be idealized as a switch between two internal contracts and contracts of the circuit and by using Leplacevations of the contract of the circuit and the contract of the contract of the contract of the circuit and the contract of the contract of the contract of the circuit and the circuit and

$$v_{z}(t) = V_{zzz} e^{\frac{-t}{2}} \left[\left(K_{zz} - K_{zz} \right) ch\beta t + \frac{1}{48} \left(K_{z} - K_{zz} - K_{zz} \right) ch\beta t \right] + V_{zzz} K_{zz} \ ,$$

.....

$$\tau = \frac{2R_1CL}{RR_2C+L} \ , \ K_{g_1} = \frac{R_1}{R_1+R} \ , \ K_{g_2} = \frac{R_2}{R_2+R} \ , \ \beta = \left(\frac{1}{\tau^2} - \frac{1}{K_2LC}\right)^{\frac{1}{2}} \ .$$



358



Figure 4.74. Simplified power circuit equivalent

The equation of $v_s(t)$ describes the approximate signal form that appear in the chip internal power lines, and indicates the effects of the elements L_s R. C. R. and R. Low chip-external inductivity L. small power-line resistance R, and reduced difference between the on and off resistances R. and R. in the output device, decrease the amplitude of the bounce signal Switching from a small R₂ to a large R₁ results in a large disturbance signal. Moreover, this disturbance signal has sinus-hyperboloid components, and the signal transsent rings with B frequency, and the signal amplitude decreases exponentially with the time constant T.

In crude approaches, the exponential characteristics can be replaced by linear approaches, and the signal engineers can be disproprided [426]. Presuming that the current signal appearing on the output of the buffer i(t) can be approximated by an equilateral triangle (Figure 4.75), the voltage signal's switching or flight time t, is measured from 0.05V₂₀ to 0.95V₁₀₀ N buffers switch simultaneously and share M ground or supply connections, and each of the M ground or supply connections has L inductance and C load canacitance; then the induced noise voltage amplitude V, can be approximated as

$$V_L \approx \frac{N}{M} \left(\frac{4LC}{\epsilon^2} \right) V_{DO}$$
.




Figure 4.75. Approximation for the shape of the switching oursers.

The expression of V_L indicates that V_D at given inductance L and expectance C, can be reduced by minimizing the number of simultaneous data switches N, increasing the number of ground and supply pins M, extending flight time t, and decreasing supply voltage V_{mo} .

Pertneters, L, C, τ_c , N, M and V_{tot} can limitedly be varied to decrease the amplitude of the power-line noise V_{tot} because these parameters are nature righty controlled by the fide-instead and potalizing technologies, and by the operation, performance and pin-out requirements of the memory. At no effect on technology and a little influence to memory characteristics, power line noises can substantially be decreased by careful

layout and circuit designs. 4.7.2 Power-Line Bounce Reduction

Layout designs can effectively reduce ground- and power-line bounces by keeping apart the output buffers' power and ground lines and their p

360 CMOS Memory Circuits

and in wells from all the other memory circuits, and by applying multiple pits for the ground and supply connections to the apparated output buffers and to all the other memory circuits (Figure 4.76). Furthermore, ground and supply wiring configurations may be designed to establish local current toops for those high-current buffers which are loaded with large




Figure 4.76. Architectures to reduce power-line bourses.

capacitances and inductioness (Figure 4.77a) rather than to combute the output buffers and loads with the memory-global power route into common current loops (Figure 4.77b). Local current loops for the output buffers and loads decrease not only the ground- and power-line bountes but the switching times of the output-drivers as well. Although, longer output signal switching-times have decrease the amelities of grounds and

power-line bounces, output buffer operations with decreased switching-




Figure 4.77. Designs of output-buffer to power-line connections for local current loops (a) and global current loops (b).

The use of differential sense amplifiers in memories conveys the idea of the application of differential data processing and differential data optor circuits. Afterior this quiestern differential corpic beffree, (Figure 4.78) are coastly, because each differential corpic ment from course polls, and D., yet in a differential output ment from course polls, and D., yet in a differential and differential course of the control of the differential course of the differential course




Figure 4.78. Differential output-bounce suppression

The effects of fast data switching in the output buffers may also be unifigated by redesing the inductances and resistances of the power hast. Nemely, both the wise inductance and resistance-per-unit-length diverses with increasing wine wide, and recluded power-line bounces can be columned by applying wider power lines. Additionally, with power lines leaves power-line bounces also by capositance increase, and reduce electromigation by leaseing current densities.

The continuous DC current density J. allowed by electromigration may to computed as a function of the maximum time-to-failure 1, [424] $J = \left(\frac{K_A e^{\frac{Q}{K_A T}}}{\hat{t}_y}\right)^{\frac{1}{N}},$

where factor K, depends on the wire-material's grain size, thermalgradient and microstructure, N = 1.5 for memory designs, Q = 0.6 eV for

pure Al and Al-Si alloys and Q = 0.8 eV for Al-Cu alloys, Ka is the n constant, and T['K] is the chip-internal temperature of the memory circuit.

Reliability and Yield Improvement

Raliability greatly effects the application area, environments, and ones, while yield recopy influence the manufacturing costs of CMD memories, likely be reliable to an extraction of CMD memories. Both the reliable to a service of credit and precise the control of the control

- 5.1 Reliability and Redundancy
- 5.2 Noises in Memory Circuits
- 5.3 Charged Atomic Particle Impacts
- 5.4 Yield and Redundancy 5.5 Fault-Tolerance in Memory Designs
- 5.6 Fault-Repair
- 5.7 Error Control Code Applications in Memories
- 5.8 Combination of Error Control Coding and Fault-Repair

5.1 RELIABILITY AND REDUNDANCY

5.1.1 Memory Reliability

Moreory reliability R(3) is experientel by the probability but the missing performs in dissipated functions with the dissipated performance characteristics under the specified proves-cappy, itemus, imput, corps; and envisetions of the performance of the p

$$R(t) = 1 - F(t) = \int\limits_0^t f(t) dt - \frac{f(t)}{h(t)} = e^{-\frac{t}{h} M d\theta t} = \frac{-dMTTF}{dt} \ . \label{eq:reconstruction}$$

Failure, here, means an inability to perform a designed function or a parametric characteristic under the specific conditions the device is planned to operate.

The MTTF for a device may be computed through the failure rate $\lambda(t).$ For $\lambda(t)$ the defination is

$$\lambda(t) = \frac{R(t_1) - R(t_2)}{h \cdot R(t_2)}$$

where t_i and t_j gives the start and the end of the time interval $\Delta t = t_j \cdot t_i$, and $R(t_i)$ and $R(t_j)$ are the reliabilities at t_i and t_j times. If the failure rate $\lambda(t)$ represents the number of expected failures over a time interval Δt , then

MITF =
$$\frac{1}{2\Delta t}$$
, and if $t_1 = 0$ then MITF(Δt) = $\frac{1}{2\Delta t}$.

Failure rates 3(b) very with the time of device suspet as the multitroal behavior. Failure devices indicate (Figure 3.1). The shapes of the bottom-becomes change with the level of stress. Nevertheless, for each stress level, all of been covered for failure rate here (1) an initial rapidly decreasing part that expressent indicat mortality, (2) a contral constant segment that coverence is to the secretal device life, and (2) a final increasing portion that implies the wave-rout in advanced in the secretal covered and the secretal constant segment that covered the secretal constant segment that covered the secretal device life, and (2) a final increasing portion that implies the wave-rout in advanced in a secretal constant segment that the secretal covered in the secretal constant segment that the secretal constant segment that the secretal covered in the secretary secretal constant segment that the secretary secret




Figure 5.1. Failure rotes versus time at various stress levels. (After [51].)

For any of the three portions of a bubtube curve, parameters R(t), \(\lambda(t), \lambda(t), \) with the curve, parameters R(t), \(\lambda(t), \lambda(t), \) with the curve and continuous standard significal distributions. The generally applied statistical distributions are the binormal, Poisson, Gaussion, gamma, Weinbull Erlang, long-normal and exponential distributions.

and exponential distributions.

In memory technology the exponential distribution is the most simple one to use, because the infant mortalities can be eliminated by burn-in and constitution of the contract of the contract

approximated by constants. With the exponential assumption and with constant hazard and failure rates the reliability R(t) may be approximated as

$$R(t)\approx e^{-i\sigma t}\approx e^{-i\sigma}=e^{-\frac{t}{MTTP}}=e^{-\frac{t}{h}}\ .$$

Grandry), manny thirdilly as a set of operating and ecrisorium at a system at a triple of mother engar preparating (1) the entitlens test (2) pinchelly and (3) miles like proparation, e.g., with a confidence of a confidence of a confidence of the confidence of the

Modeling of manage publishing is nomewhat hes complish the the quality legic creating, hence in nemocine legiciare intamalities, may be quality legic creating, hence in nemocine legiciare intamalities, may be moderatily, rather them extremely as in legic cleanis do. Neverthelene, credibility efficients of memocy ciscules, which here the sufficient of scorrous, require the extrassive use of computer programs, which are based on intraction, mostly an admission discretise reconfinence after, models [27]. At the choice of eliabelity programs and models the designer should work the accuracy against the code efficiency on found mentality, that governed the contraction of the contraction of the contraction of production of the contraction of the contraction of production of the contraction of the contraction of productions of similation, technique of mancient generation in adults in patients and contractions of the contraction of productions of the contraction of productions of the contraction of productions of the contraction of the contraction of production of the contraction Explora reliability data are needed to consider the effects of fibercation, transportation, atomap, hor-carrier causistion, coide warrout, electrostatic discharge, electrostatic reliability and the proposal properties of the control atomatic active reliability and others in the memory circuit design. For circuit midblity simulation a number of simulation programs (3) are oreliable in which a variety of finite-examing phenomena can be analyzed separately or combined by a multiplicity of models.

5.1.2 Redundancy Effects on Reliability

Apart from the conventional measures in design, Redecision for adjustance, meany exhibiting can be improved by the application of some form of redundancy. The term "redundancy" probably you affect used in softenance theory in 100 by lyaque, who entered as "amended component signal that "received no intelligenced" and circuited which are added to the meany to report data strategy, excess, write, read and other or all meanny function, or in implement error detecting and order or all meanny function, or in implement error detecting and correcting codes the improvement of ethicidality and, which is more, Ethicolories yield.

A catability improvement (insurance of operation) can be gained by adding only institute amount of redundant elements. Beyond a limit, where the retaility increase is bulanced by the reliability loss due to be inflated unsured of offenents in the memory, a reliability decrease (unsured uppers). In menolitic CMOS numerics reliability improvements are restricted by components in alliform earther search and power to much less amounts of redundants elements than reliability could be limited by the number of elements for the insurance-ordance confidence in the search of redundants elements than reliability could be limited by the number of elements for the insurance-ordance confidence confidence in the confidence of the confidence in the confidence of the confide

Redundant elements can be applied to the memory in active or standay medea [54] Active redundancy that duplicates a circuit (Figure 52a) improves the reliability of the neurolandant circuit R(t) to the reliability of the duplicated active circuit R_{es}(t) as

370 CMOS Memory Circuits

while the reliability of a circuit duplication R_{cs} that uses the redundan circuit in standby mode (Figure 5.2b) may be calculated as

$$R_{ss}(t) \approx e^{-\frac{t}{MTTF}} (1 - \frac{t}{MTTF}) \ .$$

The probability of success for active triplicate redundancy in a majority decision configuration (Figure 5.3) $R_s(t)$ when all three circuits an active is $R_s(0) = 3(e^{\frac{2\pi i \pi r}{3(\pi r)^2}})^2 - 2(e^{\frac{2\pi i \pi r}{3(\pi r)^2}})^2$.



Figure 5.2. Active and standby mode redundancy by circuit d




Figure 5.3. Redundancy by active circuit triplication.

The reliability of a memory that is composed of n identical and independent circuits, and m or more of the n circuits must be functioning to provide memory operations, may be expressed by the elementary n-modular redundant model R_{mod}() as [55]

$$R_{\text{seat}}(t) = \sum_{i=0}^{n} {i \choose i} R(t)[1 - R(t)]^{n-1}$$
.

If n-1 of n identical components maintained failure-free in standby position, and one of the n-1 components can be switched into operating with no cost associated to the switching, and if all n components have a

2 CMOS Memory Circuits

constant failure rate λ_i , then the simple n-modular standby redundant model $R_{\rm NSR}(t)$ with n-stage Erlang distribution may be applied.

$$R_{\text{MSR}}\left(t\right) = \sum_{i=1}^{n-1} \frac{\left(\lambda_{i} t\right)}{i!} e^{-i\epsilon} \quad .$$

In applications of redundant memories, the probability that the memory operates as designed at time t, called the instantaneous availability A(t), in presence of repairs [56]

$$A(t) = R(t) + \int_{0}^{t} R(t-x)dM(x) ,$$

is a more descriptive reliability parameter than R(t) alone. Here, M(x) is the expected number of repairs in the time interval $\{0,x\}$. In the absence of failure reparation, A(t) becomes A(t) = R(t).

Estimation of reliability parameters R(t), A(t), etc. for systems has evolved as an important branch of mathematics, and many of the computer programs developed for systems can well be applied for analysis of memory reliabilities.

The rather simple analysis of R(t) and A(t) indicate clearly that the memory reliability can be improved without the use of redundancy by reliability increase of the constituent memory circuits and by the use of certain amount of redundant elements to repeat memory functions.

For relability improvement on-thip redandancy in mely employed on the chip of commercially applied memories, but commercial mescents often incorporate rodundant clements for yield increase. Generally, the extent of orchip reddant clements in commercial memories in constrained by conefficiencies, yield and performance considerations, rother than by error areas acceptable in commercial commitging and communication systems, and the commercial commercial commitging and communication systems, between demand static reliability parameteristics, and industrial systems, between demand static reliability parameteristics. of redundant elements in addition to the use of worst-case statistical design approaches and to the tight control of CMOS parameters.

In addition to design and proceeding measure high a clinidity spelloment of the control of the control of the control of the control of the recompression of the control of the control

From the large variety of system effecting CMGS circuit reliability the following discussion inables three turns; (1) cases, (2) impacts of charged attention and (3) nedisories relations, because their effects and the system of the effects may be perfected to CMGS memorials. Purchaemore, for those memory designs in which reliability or yield (Section 5.4) requirements may not be minified by durect circuit design, feferations and handling approaches, the reliability and yield improvement by employing memory-ophical thin-betterace features in described (Section 5.5.4).

5.2 NOISES IN MEMORY CIRCUITS

5.2.1 Noises and Noise Sources

Noises are unintentionally generated spurious signals which may cause errors in memory functions by temporary operating margin reductions, insorrent roads, writes and addressings, and by queste of data speec of memory cells and of data processed in sense and peripheral logic circuits in encapsulated chips, memory circuits may pick up noises from chip-internal and chip-external sourcess (fails 5.1).

Neises	
Chip-Internal	Chip-Externa
Crosstalking Power Supply Thermal	Electrical Mechanical Electromagneti Radioactive

Table 5.1. Chip-interest and chip-external noises.

Since the noise signals, which are generated in CMOS memories by chipexternal sources, can be perceived and analyzed the same way as in all other tyres of integrated circuits, this section focuses exclusively on the memory specific chin-internally generated poisses Chin-internal noises occur due to capacitive couplings (crosstalk or

induced noises), due to the nonzero resistance and inductance of power supply wires (power line noises), and due to the thermal fluctuation of discrete electronic charge elements (thermal noises). Noise couplings by inductive elements inside a memory chin is very small.

In a memory chip noises behave stochastically, yet the characteristics of crosstalk and nower line noise signels see reedictable.

5.2.2 Crosstalk Noises in Arrays

Crosstalk or induced noises appear when a signal of memory operation affects also circuit nodes other than the intended ones through a variety of coupling mechanisms, mainly through capacitive couplings. The largest capacitive couplings are among the bittines, wordlines and decoder lines. In memory cell arrays narallel bitlines are placed perpendicularly to passibal weedlines, while in decoders the parallel input lines and the parallel output lines are laid out rectangularly

Total Control of the Control of the

The capacitive retwork of those putallel scetageplis synchrons (Figure S), may be samplified for approximate conjustations by considering in C₂/C₃, C_3 , C_3 , C_3 , C_4 , $C_$




Figure 5.4. Crosstalk capacitances in a memory array.

Although the presence of copecitanees among the wires is the cause of crossalkings, neither the amplitudes nor the time-spans of the induced noise signals depend solely on the capacitances, but also on the impedances of the

376 CMOS Memory Circuits

when coupled to the trade of the New Z_1 and Z_2 , on the resistance of the line R and, of course, on the workness of the general regals V_2 (the regime V_2 in the R and, of course, or the workness of the general regals V_2) (the regime V_2 in a name of V_2 in the contraction V_2 in the contraction




Figure 5.5. Model circuit for crosstalk analysis in an agray

To make plausible the effects of the dominating circuit elements on the crossfull-signal a radimentary model (Figure 5.6), which integrates the effects of Z, $Z_{\rm eff}$, R, $C_{\rm eff}$ and $C_{\rm eff}$ and of the generator signal $V_{\rm eff}$) into the generator signal $V_{\rm eff}$ into C, as the coupling capacitance C; combines




Figure 5.6. Redimentary model for crosstalk-signal demonstration.

 $Z'_{i_1}Z'_{i_2}$ and R in R'_{i_1} and disregards C_{j_2} and C_{j_3} may be applied. Assuming that an exponential $v_{i_1}(t)$ appears in line i_1

$$v_{g}(i) = V_{g}(1 - e^{-\frac{1}{t_{g}}}) \ ,$$

Here, V_j is the amplitude of the signal generated on line i, and τ_v is the time constant of the generator circuit determined by the impoduzoes of the time constant of the defense connected to line it. In this radianties would circuit, the Laplace-transformed of the voltage signal zeross R^i , i.e., of the crosstalk signale, may be gained as

$$V_{R}(p) = \frac{\frac{1}{\tau_{g}}}{\left(p + \frac{1}{\epsilon_{g}}\right)\left(p + \frac{1}{\epsilon_{g}}\right)}V_{g},$$

where Υ' =C'R' and R'-f (Z'_+ Z'_+ R). From $V_k(p)$ an inverse Laplace-transformation gives the time function of the crosstalk signal on line j as

$$\mathbf{v}_{\mathbf{x}}(t) = \frac{\tau \mathbf{V}_{\mathbf{z}}}{\tau_{\mathbf{x}} - \tau'} \left[e^{-\frac{1}{\tau_{\mathbf{z}}}} - e^{-\frac{1}{\tau'}} \right].$$

378 CMOS Memory Circuits

The experiment of $\nu_0(t)$ depthy shows that the controllaboration are grained as well-stress (Figure 2) to the ν_0 of ν_0 of all experimence and entantance of the stress, delivers and terminolize controllab I fits the intervent ν_0 ν_0 of ν_0




Figure 5.7. Crosstalk signals.

379

Improvements in both noise signal amplitudes and speed can be obtained by coupling, drivers with low output resistance and receivers which the input noisiances to the efficient wires. Designs of low resistance drivers and increases required testinations, up as one of column pitch. The general revolutions of "Fluctures are strictions, up, as we or column pitch. The general revolutions of "Fluctures are strictions, as a fluctuary of the string, pitch or store notes which are democrated from ground or supply lines. A then get for a wine-quarter color which are democrated from ground or supply lines. A late we of an availagement, some amplifiers of the strict of the subsequence of the string of th

Noise reduction can also be provided by passive shielding that protects a wire from the other ones' electric fields. Nonathetess, the passive shielding of electrical fields may require extra space, often increases process complexity, and the increased wire-to-ground capacitances may cause longer signal delayer and electric from our discipations.

5.2.3 Crosstalk Reduction in Bitlines

Particularly noise-prom is the real signal on the billine in high-density memories. Although the folded billine design exploit the high common mode-rejection-ratios of the differential sense amplifiers, the especitive coupling between the billines of neighbored sense amplifiers can prick to psiguificant amount of noise signals through wire-to-wire capacitances, e.g., C., [Figure 5.8].

Figure 53).


Significant robustion in noise coupling can be arbitreed by inter-digitating the biffine structure (Figure 5.9). In the interdigitated structure, when a sense amplifier SA, is activated, SA, is more symmetric counterpart SA, is parties, and the biffine part connected to SA, is tell to a supply pole through small robustance. The biffine pair of SA, deather and greatly robustion and in the same structure of the same structure

rigure co. was constituted in a count wood




Figure 5.9. Interdigitized bitlines

The twisted billine design (Figure 5.10) does not increase ware-logical (speply) especiators, but cancels the induced noise by coupling both the high and low components of the differential signal generated by the activated sense amplifiers through pairs of adentical interbibline capacitors, e.g., through $C_{\rm ph} C_{\rm ph}$.



interbitline-capacitance reduction and in





All types of random access memory arrays can be designed with interdigitized and twisted bolimes so that more of the bolimes so that si any time. During the prochaege time the billines are driven by low-resistance procharge circuits. Just belone the time of procharge casts each of the unselected billines should be connected either to the billine leafs in static memories, or to a low impedance series amplifier in dynamic memories.

5.2.4 Power-Line Noises in Arrays

Power-line comes appear every time when a logic state changes in the memory due to the efficient of the parasite resistances, repositrous emission among the contraction of the parasite resistance, repositrous emission and Adhough power when are usually conductive and short energy low develop corressity, but when a number of memory constituent adulction switches the contractive of the memory constituent adulction switches the contractive constraints of the contractive contractive contractive contractive switch the Contractive contractive contractive switch for the contractive contractive

Specific to memories are the power-law nature which cover in the memory cell curves, in a surp, the collect-annier clearly complies a power line, signal line, and other a draw, or a some cerplificat (or bits). Yet offices are employed in a many some cricosts, in a filter of typical memory clearly, i.e., word select, decoder and some circuits, power line moises any the margin can a single approximation most (Figure 3.13), in the moise any the margin can a single approximation most (Figure 3.13), in the moise to be margin can a single approximation most (Figure 3.13), in the moise to indicatence, i.i., i.i., and i.i., the single-line is singlified in returnous Re, R, and R, and the critical required to the power line is cought to the superlies through operators Cr. and C, and boal impedance Z, A an arterny change g power low whopper on the improval for the voltage granters. top-current i(t), and from i(t) the noise voltage v_(t) can be obtained for any increment of the power-line and of the signal-line resistance. Because the power-line and the signal-line are modeled here by means of two T-opivulents, this model allows for approximation of transmission-line dobys.




Figure 5.12. Model circuit for power-line noise analysis.

Where transmission-line characteristics are unimportant, i(f) may roughly be approximated by a simplified lump-element model that disregards transmission-line behavior and combines all passive elements in R; U, and C (Figure 5.13). When the passive elements are driven with



Figure 5.13. Simple power-line circuit model.

a voltage step $v_a(t) = V_a I(t)$,the Laplace transformed of the loop current I(p) may be expressed as

$$I(p) \approx \frac{V_0}{p} \frac{pC'}{p^2 L'C' + pR'C' + 1}$$
,

The reverse-transformed of I/o) to the time domain ift) yields that

$$i(t) = \frac{V_0}{\beta L^{\prime}} \ e^{\left(\frac{1}{2\pi} \cdot \theta\right)^{\frac{1}{2}} - \theta\left(\frac{1}{2\pi} \cdot \theta\right)^{\frac{1}{2}}} \ if \ \frac{1}{2\pi} > \omega_0 \ ,$$

 $i(t) = \frac{V_0}{\omega \, L'} \, e^{\frac{-1}{2t}t} \sin \omega \, t \quad \text{if} \quad \frac{1}{2\tau} < \omega_0 \, , \\ i(t) = \frac{V_0}{L'} \, t e^{\frac{-1}{2\tau}} \quad \text{if} \quad \frac{1}{2\tau} = \omega_0 \ .$

to L' 24 L' 24 Here,

$$\beta = \left(\frac{1}{1-\omega_0}, \frac{1}{\omega_0}\right)^{\frac{1}{2}}, \omega = \left(\omega_0^{-1}, \frac{1}{1-\omega}\right)^{\frac{1}{2}}, \omega_0 = \left(\frac{1}{1-\omega_0}\right)^{\frac{1}{2}}$$
 and $T = \frac{2L'}{2}$.

Depending on the magnitude relationship of $1/\pi$ and ω_e current i(t) can be either a nonneriodical or a periodical phenomenon (Figure 5.14).



Time Insec

Figure 5.14. Period

imum loop-current i may be approximated by $i = \frac{V_0}{m \cdot 1} e^{\frac{-1}{r}}$.

 $t_m = \frac{1}{\alpha} \sec \beta \tau \quad \text{if} \quad \frac{1}{\sigma} \ge \omega_0 \quad ,$

 $t_n = \frac{1}{2} \operatorname{arces} \text{ if } \frac{1}{2} < \omega_0$.

$$t_{_{\rm H}}=\frac{-}{\omega}{\rm arc}\otimes\tau \ \ {\rm if} \ \ \frac{1}{\tau}<\omega_0 \ .$$
 Knowing i, the maximum voltage drop across any increment of the power

wire can be estimated, and, in turn, the changes in operating and noise margins and precharge and logic levels can be calculated (Section 3.1.3). For more accurate computations of the levels, and shapes of noise signals, computer aid with models comprising transmission line losses and reflections should be used (Section 4.1).

The countiers of i(t) and i indicate that power-line noises may be decreased to acceptable levels by applying highly conductive materials and by limiting line lengths in the armys. An increase in line width is constrained not only by packing density decrease, but also by the increase of time constant T, despite that L' = f(L) decreases with increasing line width. Nonetheless, an increased L. may be compensated by increased C' = f(C,) because the maximum crosstalk current i is inversely proportional with o. In some CMOS memories, a large C. between V20 and V55 is implemented as a chip-external capacitor on the printed board or in the

amplitude that can be seased, but crosstalk and power-line noises are the

rocknes of the interested circuit. 5.2.5 Thermal Noise

Thermal poises may set the theoretical limit to the minir

dominating noise events in CMOS memories even at very small feature sizes. Thermal noises, nevertheless, add to the effects of the other noises in degrading reliability perameters, e.g., soft error rates SERs and, therefore, the ratio of the drax-signal amplitudes to thermal noise-signal amplitudes ρ_{ho} should be large.

Among the variety of memory types, the expected thermal axiss contribution to the SRRs is the highest in dynamic memories, because by store the data on expections, On a capacities C the average of the thermal noise induced outlage fluctuations v_c may be determined by useful thermal moise voltage v_c across a resistor R in a simple RC circuit (Figure 5.15). In the deteriord RC circuit

$$v_n = \left(\frac{4KTR}{2\pi}\right)^{\frac{1}{2}}, \ v_n(\omega) = \frac{\frac{1}{p_0}C}{R + \frac{1}{p_0}C}v_n \ ,$$

$$v_n = \frac{R}{\sqrt{C}} = \frac{1}{p_0} \left(\frac{1}{p_0}\right)^{\frac{1}{2}}$$

Figure 5.15. Modeling thermal-noise effects on a capacitance.

K is the Boltzmann constant, and T is the temperature in Kelvin grades. The analysis results that the average thermal-noise induced voltage

$$\bar{v}_{+} = \left(\frac{KT}{C}\right)^{\frac{1}{2}}$$

is independent of R. Applysag ν_c to a dynamic differential sense circuit that uses a ecosososphod differential amplifier (Pigure 5.16), and assuming that all transitions in the amplifier operate in their saturation regions and all passive elements are linear; the signal-noise ratio ρ_{bo} can be approximated [57] as

$$\rho_{\text{SM}} \approx V_{\text{FR}} V_{\text{CO}}^{\frac{1}{2}} \left(\frac{C_3}{C_8} \right)^{\frac{1}{2}} \left[1 - \frac{C_D}{C_8} \right] \frac{(\beta \, t_{\text{cos}} \, \eta \, C_s)^{\frac{1}{2}}}{(\gamma \, KTK_\gamma)^{\frac{3}{2}}} \, , \, K_\gamma = \text{Constant}. \label{eq:resolvent}$$




Figure 5.16. Differential sense circuit used in approximation of signal-noise ratio. (Derived from [57].)

The counten for $\rho_{\rm pe}$ kent to the conclusion that higher receiving variant supply voltage $V_{\rm th}$ large data storage capacitance $C_{\rm p}$ and dummy cell capacitance $C_{\rm p}$ such billion capacitance $C_{\rm p}$, high transition game-factor $\beta_{\rm p}$ long sense time $t_{\rm ne}$ annul storage charge decay $\gamma_{\rm p}$ low transition rouse coefficient γ and low temperature $\Gamma_{\rm i}$ improve the data-formula color ratio $\rho_{\rm pe}$. Great coefficient $K_{\rm p}$ and its contributes, the gate-source voltage $V_{\rm pe}$ and the terrobolic voltage $V_{\rm pe}$ of the crosscopided

385 CMOS Marroury Circuits

transistors MNI and MN2, are established by the design of the sense circuit and can be considered constants in por calculations. Improving possible adjusting the component parameters of one decreases also the sense circuits' adjusting the constant of page decreases into our ourse circums sensitivity to crosstalk signals, power line noises and to the effects of atomic particle impacts. Thus, the effects of thermal noises on memory operations decrease with all facets of the orneral reliability improvements

5.3 CHARGED ATOMIC PARTICLE IMPACTS

5.3.1 Effects of Charged Atomic Particle Impacts

Impacts of charged atomic particles may result in randomly located and randomly timed anomalies in the memory operation. These anomalies are observed in both terrestrial [58] and space [59] environments, and artibuted to ionization as the semiconductor material by alpha particles radiated from the mentors's own packaging and by a variety of loss, protons and electrons. ever present in cosmic-rays and cosmic events. Alpha particles are emirsely ever present in cosmic-rays and cosmic events. Alpin particles are entracted by the thorium and warnium contamination of the chie-peckage and lead-frame materials. Other materials used in the processing may also radiate a trace amount of lonizing perticles. In cosmic envisorments, the impact of heavy ions, including the members of the iron group with attentic termbers of Z=22, of the abanisms group with Z=10-21, and of the carbon group with Z=3-9, as well as the alpha particles (He') and protons, cause most frequently errors in memory circusts.

On the Earth, the alpha and other radiations from memory-chap packaging and lead frame may induce soft-errors by upsetting the logic state of memory cells and sense amplifiers and, in a much lower probability, by

upperting the functions of the peripheral logic circuits. Nevertheless, in the effected circuits these radiations do not cause permanent damage. In cosmic environments structural damages and, thereby, hard-errors

may also appear as results of impacts of very high-energy particles, in addition to frequent soft-error occurrences. In the near-Earth atmosphere, e.g., in high-flying nirplanes and missiles, the incident ionized particles are of low stornic numbers and, usually, do not have sufficient energy to directly induce errors. However, high-energy charged atomic particles may he contrated indirectly by nuclear mactions initiated by the incidence of medium-weight alpha particles, protons and neutrons in the semiconductor crystals and in the oxide materials, and these generated particles may provide operation errors. In semiconductor memories, which have to operate within the belts of ionizing particles trapped by the Earth's magnetic field, e.g., in satellites orbiting around the Earth, errors occur most often due to MeV-protess. In the regions outside of the effective magnetic field of the Earth, i.e., in the cosmic space, the impacts of heavy cosmic ions are the reincipal causes of errors. Most of the error-causing particles have very high average energy ranking 10-1000 MeV, and appear in cosmic says and solar winds. Protective shielding against cosmic events effects are ineffective, because the reduction in incident ion-energy, so obtained, is usually insufficient to appreciably effect the total charge amount induced by the cosmic particle ampact.

The ultimate effect of the impact of a charged atomic particle is the creation of free electron-toole pairs along the path a particle travels through the material and around the centers of nuclear bursts initiated by an incident particle in the semiconductor material. In accordance with the generally parasite in the semiconstructor materials in secondarion with the general scopping models for particle imports [510], those electrons end holes which are raised to the conduction band within the depletion regions and within the gate instances are separated by the rather high electric field induced by the potentials of the drains, sources and gates of the transistors and by the supply voltage and ground nodes. Electrons are swept to the positive potential, and holes are swept to the negative potential regions. Electrons and holes generated outside the depletion region diffuse through the bulk and notes generated oursone the deptetion region dataset through the business and self-time and the rechainst the boundaries of the deptetion region are sweep into the storage area. At the data storage nodes, the sones amplifier injust and various other nodes, the prompt appearance of free electrons and holes generates sportions currents which may upset the stored or the processed data.

The upsets are randomly located in the measury and randomly timed during memory operations. These types of anomalies in memory operations are called single-event-upacts (SEUs) or single-event phenomena (SEP). An SEU rate of a memory is the number of error events caused by SEU per time unit per memory. Since in a well designed CMOS memory, most of the softerrors are results of porticle impacts, the number of soft-errors per time unit per circuit the soft-error-rate (SER), and the number failures per one billion

device-hours per memory chip, i.e., the failures-in-time (FIT) are also used, somewhat imprecisely, to inferently indicate SEU rates. Particle impact indicate SEUs have the highest probability to cause the shortest menothrough the state of the stat

5.3.2 Error Rate Estimate

For characterization of a memory's susceptibility to atomic particle impacts, mostly the SER is used. The SER is usually provided by the

marrafacturer as results of accustomate dests. During development and design of a memory, however, set data are some or marrialable, therefore the SER should be analytically approximated.

To a memory's SER, the following approach provides an estimate within a factor of two. In this estimate, the circuit selecturical base is the introduction.

of equivalent critical charge Q_c. Here, the critical charge determines the minimum quantity of charge which is able to after the logic state of a memory cell, and the equivalent critical charge is defined as the charge-quantity that degrades in operation margin to zero in a sense circuit.

The equivalent critical charge Q_c can directly be determined, by using the node catescrittene C_c, the width of the notical coertains margin to zero.

the node capacitance C_n the width of the porticular operation margin V_n and the time constant $T_n = C_nR_n$ of the data leakage in normal operation;

$$Q_C = C_a \int\limits_0^t v(t) dt \approx C_a V_n e^{\frac{at}{r_n}} \ .$$

In the expression of τ_{sc} the equivalent resistance R_c can be determined by the node voltage and the leakage current from the node. The time integral of the current pulse i(t) that induced by the impact of a charged particle (Figure 5.17)

$$Q_c = \int i(t)dt$$

provides connection between the critical charge and the current pulse





Figure 5.17. Current police generated by an atomic particle impact.

To change a datum in a static memory cell, in addition to the critical amount of charge $Q_{\rm c}$ a minimum peak current $I_{\rm p}$ also has to be reached (Sections 2.4 and 2.5). With current $I_{\rm p}$ an equivalent critical charge $Q_{\rm c}$ may approximately be calculated as

$$Q_c \approx \frac{1}{2}i_s t_d$$
,

where t_i is the impulse duration from $0.1i_{pi}$ to $0.1i_{p0}$ and i_{pi} are the rise and fall edges of the impulse.

To generate Q, the mcklent particle must deposit a sufficient amount of energy in the material. The deposited energy is a function of the centre of the incident particle R, the stopping power dibbs, and of the length of the ionization track is in the material. The track length as depends on the incident entities at the contract of the contract of the contract of the contract angle or, atomic number Z, mass M, and initial energy E_c of the incident excities.

As case calculation of the various energy depositions for the various conspile testic lengths in a complication photon and requires extensive use of computer. Moreover, the computations with the inclical suscertaints and considerate the contract of the contract product of the contract proposal under approach to energy desposition [511], however, may be obtained, but satisfy an everage testic length is foreign the sensitive region. Approximating the number region by a parallel-plot of dimensional, the contract product of the contract product of the size that the reliation for the view was that the energy recipited used as the selection of the view.

$$\overline{S} = \frac{V_n}{\overline{A}_p}$$
 . where $\overline{A}_p = \frac{Iw + fh + wh}{2}$.

Along a track length S the energy deposited in the sensitive volume E is

$$E = \int_{0}^{k} \left(\frac{dE}{dx}\right) dx \approx S \frac{dE}{dx} \ge \check{E}$$

and E should exceed a maximum energy E to be able to perturb data. Deposited energy E can be related to the equivalent critical charge $Q_{\rm C}$ of assuming an Ionization set in Silson vy-5.6 Victoric pair, electron charge $q=1.60203\times 10^{47}$, electron mass energy equivalent $\rho_{\rm c}=3.109\times 10^{4}$ MeV, and a charge collection efficiency $f_{\rm c}$ by the equation

$$Q_c[pCb] = \frac{1}{22.5}f_eE[MeV]$$
.

Combining the equations of $Q_{\rm c}$ with the expression of E yields that the minimum stopping power dE/dx required for minimum deposited energy E to generate an equivalent critical charge $Q_{\rm c}$ along an average track length S is

$$\begin{bmatrix} \frac{d}{dE} \\ dx \end{bmatrix}_{u} = \frac{\tilde{E}}{S} \begin{bmatrix} MeV \\ um \end{bmatrix} = \frac{22.5Q_{c}}{f.S} \begin{bmatrix} pOb \\ um \end{bmatrix}.$$

Thus, E and dB/dx restrict the incident particles, which may couse errors, to certain types and energy ranges. Both the particle types and energy ranges can be determined from experimental or calculated stopping power vegats energy curves [512] (Figure 5.18).




Figure 5.18, Scopping-power versus energy for various atomic particles

For particles which most the energy and stopping-power sequirements the conditrectional flux ϕ_0 [sumbler of incident particles [emiliary] may be obtained from $\phi_0 = 0(Q_0)$ functions (Figure 5.19). The product of flux ϕ_0 and average projected area A_0 of the sensitive region approximates the SER. For a money of SER M_0 is

$$SER_{sel} \left[\frac{number of errors}{day} \right] = \overline{A}_{\pi} [cm^2 \phi_{\pi}] \frac{number of incident particles}{cm^2 day}$$




Figure 5.19. Omnidirectional flux versus critic at constant lengths, (Source [511].)

The SER of a memory army SER is the SER multiplied by the aber of memory cells on the chip N

$$SER_{unsy} \approx N\overline{A}_P \phi_E = NSER_{odl}$$
.

This approach to SER chip neglects the soft-errors which may occur on the sease amplifiers and other precharged circuits. Although senso amplifiers often have the most error-prone circuit nodes (Figure 5.20), the probal of read and write errors due to incorrect sensing is by factor of 10'-10' less. than the error-probability of data upset in the memory cells.



Figure 5.20. Error-prone nodes in a sense amplifier circuit.

This is because in a memory chip sense amplifiers occupy very little

silicon urea in comparison to the memory cell arrays, and because the state of a sense amplifier can be changed by particle inspects only in a small fraction of the read or write cycle times. Neverthelens, a particle hit on a sense samplifier may cause burst errors, and therefore designs for extreme environments may have to consider the soft error rate of the sense amplifiers $\mathrm{SER}_{k,k}$ and

$$SER_{SA} \approx M\overline{\Lambda_{\sigma}^{2}} \phi_{\pm}$$
,

where M is the number of the sense amplifiers per chip, and A'_p is the total average projected sensitive area in a single sense amplifier circuit.

Decoder circuits may also be susceptible to atomic particle impacts, especially in designs which allow floating nodes. A particle hit on the floating nodes, or on nodes coupled to others only by high impedances, may result in placing correct data into incorrect addresses. Thus, incorrect

addressing by the rate of soft-errors in the decoder SER_{orc} should also be retarded in the chie total SER

Here, K is the number of equivalent decoder substitutits per chip and A , is the average projected sensitive area per substitutif.

Other circuits, in a memory chip, may also be susceptible to chargedparticle impacts, but experiments proved that their contribution to the softerror rate of memory chip SER_{m_0} is maignificent in most of the designs. Thus, the SER_{m_0} may be approximated as

$$SER_{dip} \approx SER_{ausy} + SER_{SA} + SER_{BBC} \approx SER$$

In terrestrial environments, experimental SER data on CMOS memories normally yield a simple step-like function in the diagram of the experimental particle-sentitive cross section σ versus linear energy transfer LET (Figure 5.21).



Figure 5.21. Particle-sensitive cross section as a function of linear energy transfer. (After [513])

LET [eV/mg cm²] is the linearized equivalent of the stepping power dE/dr, and σ is the experimental counterpart of the theoretical A_{μ} , and at a given LET

$$\sigma = \frac{SER}{\phi_n R_n} [cm^2] ,$$

For both space and terrestral applications increased accuracy in SER prediction can be obtained by the use of another multiplicative factor, the error multiplity ner raricle incidence of \$1.41

$$\varepsilon = \int_{0}^{\infty} D(Q)dQ$$
,

where D(Q) is the probability that the generated charge Q appears in an error causing zone ΔQ

To reasing zone
$$\Delta Q$$

$$D(Q)\Delta Q = \int_{\mathbb{R}} dE \int_{\mathbb{R}} dA \int_{\mathbb{R}} dy_{p} F(E, \alpha, \beta, X_{p}, Y_{p}) ,$$

Here, E is the kinetic energy, α and β are the incident angles, X_{ν} and Y_{ν} are the incident position coordinates and F is a normalized distribution function

5.3.3 Error Rate Reduction

The first order approach to SER calculations (Sociole 5.3.2) demonstrate the desirability for large equivalent initial charge, large distribution contained that the calculation of the calculation of the calculation of the calculation of self-annual distributions as means of SER roduction. Both the critical charge and the sensitive took lengths decrease with the evaluation of the ChMS contained (see SER Increase by robused critical charges is more significant than the SER decrease by bostner track large).

To lain SER, dynamic numery origins enlarge storage coupletes by using three-discussion (Ol) posturents and this insulatives with high districtic constants in dynamic TER memory cells (Section 2.2.4.) In such manney technology, the useful for bownship distriction and high periodic density residual in TER memory cells with enterority high had resistances. For held current and multi-out periodic constant and an experiment, which pleases the SERF or held current and multi-out periodic constant and resistances, which pleases the SERF or the current days of the cur

Traditionally the but SER characterizes are provided by Aidcomplementary of a rules memory cells due to their high data-fold current for both leg. I and leg. Do. In fact, of 1 static memory cells with added restricts and expensive RC closures (Figure S22) for Co, increase, and expensive RC consenses (Figure S22) for Co, increase, and expensive RC consenses (Figure S22) for Co, increase, and expensive RC consenses (Figure S22) for Co, increase, and expensive RC consenses (Figure S22) for Co, increase and the STR cells by Parking polysifteen when Called and the Aidea (Figure S22) for Consenses (Figure S22) f




Figure 5.22. Six-transistor static state-retention memory of

In CMOS memones SER decrease can also be obtained by using current sense amplifiers because of their low input impedances. In voltage sense amplifiers, a reduction in input impedance results also in recoding particle-

smystrest, a reduction in input impetance ressues assort in recoving particle generated spurious signals [516] (Figure 5.23) and in smaller SERs for the circuit. Reduction in SERs can be obtained, furthermore, by decreased number and, ultimistely, by elimination of sense amplifier circuits, e.g., by using orthogonal shuffle and shift register type of memory arrays.




Figure 5.23. Perticle-generated sperious signals on a sonne amplifier input mode as different input-impedances.

In commercially exploit amonions, the large his capacity per chip and conscilentifications are the primary occess and, therefore, must of the commercial menonics use the analyst possible dynamic ITIC and static commercial menonics have been proved SRI in commercial mesonics, the tempor exploit commercial mesonics are the commercial mesonics and the commercial mesonics and the commercial mesonics, despired particle analysis and providence, e.g., by the commercial proposition of the commercial mesonics are the commercial mesonics, despired particle analysis and providence in the child mesonic and commercial mesonics has to many interest the commercial mesonics are commercial mesonics and commercial mesonics are commercial mesonics are commercial mesonics and commercial mesonics are commercial mesonics and commercial mesonics are commercial mesonics are commercial mesonics and commercial mesonics are commercial mesonics and commercial mesonics are commerc

cutside of the memory, can be determined only after SERs have been thoroughly analyzed on the specific memory design.



Figure 5.24. Failure-in-time versus DRAM bit-capacity.

For CMOS-bulk memories the epitaxial and other buried layers may be designed so that they divert the free charges induced by incident atomic particles from the data-balding nodes and, thereby, they decrease consideraby the charge collection efficiency of the memory circuit nodes.

More improvement in memory SERs can be achieved by the application of CNOS-electron-on-insulator CNOS-SOI and allicon-on-supplier CMOS-SOS fall-fractions technology. CMOS-SOI and CMOS-SOS structures provide stort possible trusk-lengthe for an insulator partials because they apply very thin silicon films and because the sizes of the transistor islands in the morrors cells are partill (Section 6.3).

In large bit-capacity memories where the memory cell size minimization is a primary concern, and in memories in which neither circuit is

processing approaches can activity environmental readmentate, the implementation of error decleration and contenting codes (Section 5.7) and, eventually, of fasherquie (Section 5.6) may be positified Generally, the expolerations of the encoding and decoding of error control codes, the additional clearity and, in turn, comprenses in amonty chip (and additional clearity and, in turn, comprenses in amonty chip (and positional speed and power dissipation, horseldes, sa the improvement in minority mithelfly, achievable this way, allows to produce memory chip and positional position and yield white me difficult or in mornality in turn of the position of the control of the control of the original control of the control of the control of the control of the original control of the con

5.4 YIELD AND REDUNDANCY

5.4.1 Memory Yield

Memory yield is represently by a processing of fully functional memory high promised in the full behaviour demonry object, or thermitted, by the min between the fully functional memory chips and all individuals memory chips and the full process of the suffer is indicated by the water yeld, and the yeld patient due memory chips and the process of the full process of the suffer is indicated by the water yeld, and the yeld patient due memory and process of the process of the

Memory fibrication yield is limited [\$17] largely by random photo decis, madem oxide plankels, tandom leakage defects, gross processing and assembly faults, specific processing faints, insistigurants, gross photo defects and other faults and defects (Figure 2.25). The defects and faults result predominantly in random insighe bit recross and mach leas fraquently, in burst, cluster and double bit cross, and also in totally dysfunctional memories.

The need for memory yield improvement has been instrumental in the development of yield models for all types of somiconductor digital integrated circuits [518]. Yield models approximate the probability that the yield is Y Y is a function of chip size A, defect density D, water size A₀ to the probability of the pro



Figure 5.25. Distribution of defect types after fabricals

size $N_{\rm p}$ number of chips on a wader M, intrawater fault-clustering factor $\alpha_{\rm p}$, interwater fault-clustering factor $\alpha_{\rm p}$, defect size S, geometrical and other

Simply approximations to V seame the the yield is described by the criminal ray to held him principles of the common form of a held him form of the common described form common forms of point-defects and fine-point of point-defects if they were everly desirbed on the state and defect all simbly one form analysis on a large model, include that the defect all simbly made to the condition of the contract of the co

A fibrication yield-loss is usually due to a number of different defect type a suther than to one dominant cause. If for a defect type i the critical area is A, and the defect density is D, then for a multiplicity of defect types the assumption of Poisson distribution results a yield

$$Y = \prod_{i} e^{-A_{i}D_{i}} ,$$

while the Bose-Einstein statistic gives

$$Y = \prod_{i=1}^{n} \prod_{i=1}^{n} X_i$$

Individual deflect types, nevertheless, tend to cluster into higher and lower deflect density area. Dividing the water area S to S, regions, so the S = ZS, and S, is the area of the i-fur-rigion over which the deflect density is reasonably uniform; a good yield estimate for a single water may be obtained [523].

$$Y = \sum_i \left(\frac{S_i}{S} \right) e^{-\alpha_i A} .$$

eamma functions [525]

including probability density functions P(D) or PDF [524] $Y = \left(P(D) e^{-AD} dD\right).$ For P(D) a number functions are introduced and good yield approximations are obtained by the use of triangle distribution

 $Y = \left(\frac{1-e^{-4D_0}}{4D}\right)$.

 $Y = \left(1 + AD_a \frac{\sigma}{D}\right)^{\frac{D_a}{\sigma}}$

and Erlang distribution [526]

$$Y = \frac{1}{\left(1 + \frac{AD_n}{K}\right)^k}.$$

where Do is the average defect density, σ is the standard deviation and K is

the reamber of processing steps. Semiconductor processing may cause defects which greatly vary in their sizes. Defect size variations may be considered by the applications of probability density functions PDFs [527]. From the pletharm of PDF

statistical distribution functions, so far, the Rayleigh distribution $f(x, y) = \frac{x}{2} e^{\frac{-x}{2y^2}}$ if x > 0,

$$f(x, \gamma) = \frac{x}{\gamma^2} e^{-2x^2}$$
 if $x > 0$
f(x, \gamma) = 0 if $x \le 0$

€F v < 0

brought the most acceptable results in modeling single source defects. Here, x is the distance along the wafer dismeter, and γ is the defect distribution narameter.

Processing experience indicated that both on-wafer and wafer-to-wafer defect density distributions differ from each other, and most of the chips on the wafer olders are unusuable. Assuming within a wafer and among the safe of defect density distributions can be modeled by Poisson and guarant distributions respectively, then for i types of defects the yield [258] by

$$Y = Y_0 \prod_i \left(1 + \frac{\lambda_{i_i}}{\alpha_{i_i}}\right)^{-\alpha_{i_i}} \ , \label{eq:Y}$$

where V_i is the yield after gross failures, λ_i is the exposed number of defects, and ϕ_i is the clustering coefficient. In large depint of elitrination of introvaler clustering coefficient σ_i from intervaler clustering coefficient σ_i from intervaler clustering coefficient σ_i from intervaler clustering coefficient σ_i is of increased importance. With the number of σ_i ownerfies random varieties of effects λ_i , that distribution function for λ_i , as unfection-order variations (λ_i) , that destrabilities on a single water (λ_i) , and the destribution δ_i is a constant of circuits N_i is formula [529] which reasonably estimates reasonable one money yield N_i may be obtained at

$$Y = \iint\limits_{t,s} e^{-q t t} P(\lambda_{_{\Psi}},q) g_{_{\infty}}(\lambda_{_{\Psi}}) dq dA_{_{\Psi}} \ .$$

Here, by P and g., are Poisson and gamma distributions, but other distribution functions may also provide results which approach the experientially acquired yield figures.

5.4.2 Yield Improvement by Redundancy Applications

Memory yields can be improved, in addition to stringent fibrication control and statistical weeks-case design, by implementation of redundancy. For yields increase redundancy is implemented by on-chip space elements including spare bits, rows, columns and blocks of memory cells, deplectable and triplication of sense, and periphenal eviews, or by repetitions of earlier memory circuits. Furthermore, on-othly circuits implementing error detectors.

Reliability and Yield improvement

and corrector codes are also frequently applied in CMOS memories for yield improvements, particularly in large read-only and notavolatile memories. Reductionary in memories increases access and cycle incise, power dissipation chip asses, and require modifications in the design. Declares of the visibateal design audicotifs, correll analysis aboudly record the decision visibateal design audicotifs, correll analysis aboudly record the decision whether redundantly should be used, and if it is used, how much redundantly would approximate the maximum achieved by led improvement in the maximum achieved by led improvement.

Memory, yild improvement by enoting manufactory application in judicial enotity by registrations for (Circulation corporation in Judicial annotity) by engineering manufactories, (Circulation annotated to expenditure of immunities annotated to the compact of the control of Circulation annotated to the control of Circulation, and of their immunities densities, one should be interested by including the control of Circulation annotated under substances of the use of relacions to the control of Circulation and Circu

Memory yield ingovernment by redundancy applications in limited by the messent of redundant elements used on a single feel, On-delpredundancy increases the chip size, and the expersion of the obly size traditor braker yield. This improvement by redundancy implementations may be designed (1) by opinaming the number of on-chip redundant elements to obtain the highest achievable yield and CDyb using a given number of redundant elements and compute their effects on the yield. In CMOS memory yield improvement, the answar of redundancy for the memory of




Figure 5.26. Yield increase as a function of fabrication maturity.

arrays are usually optimized, while for the duplication or triplication of

elements to peripheral circuits, or functional entities, the yield is designed to be higher than that of the arrays. In memory circuit designs, the yield optimization and yield computation rely on both appropriate statistical models and experimental data.

A model's exactitude in estimating memory yield depends greatly on the parameters of the applied fabrication technology, fabrication facility and circuit design, and what is more, the validity of various models are widely debated and challenged. Inadequacy or missue of models in yield prediction may lead to flumedial disasters. For yield optimization, however, not the joil staff that the mount of space memory colls that maximizes memory yield, i.e., the optimizan number of redundant elements, is the most important promunity. To estimate the optimization of the effective yield V_w versus the specific memory design, the evaluation of the effective yield V_w versus the manker of redundant chemists N_w at construct disclor desiration and a given numbers of critical layers (Figure 5.27) may fluvorshly be applied. At a portation of critical layers (Figure 5.27) may fluvorshly be applied. At a portation of the collision, the effective yield is the raise between the number of



Figure 5.27. Effective yield versus number of redundant elements for a DRAM with 1-Mbit redundant elements.

chips on a wafer with redundancy and the prospective number of chips on the same wafer without redundancy multiplied with the percentage shrincators yield, at a specified number of critical layers In CMOS memory technology critical is the layer (the mask and the accompanied processing seeps) in that a small, but finise size, defoct case impair the function of a storage cell. The same defect size, that impairs memory cells, con not accessfully wake, other memory rimings includentally. Because the

probing density of persphered circuits in usually much less than that of memory cell designs, Amenous cells as well complete cross, colonies, belos or urangs of memory cells and any other subclinicis, may be cleamed. As the control of the control of the colonies of the colonies As how a certain suturely of colonies demost the effective yable core; optimisms. These optimisms are rather file and appears with a control of the colonies of the colonies of the colonies of the white and optimism which colonies colonies are colonies of the subclinicist control in most colonies of the colonies of the and optimism number of reductate them colonies for efficiency shall control in maller most of reductate them optimised on the colonies of colonies maller most of reductate them only to provide optimism yable.

Vital Increase of Impr memory chips, e.g., sitex high scale Integrated U.S.1 and swifts read insuperiol WSI memories, may require duplication 2X, or triplication 3X of preliphent circuits, whosh memory arrays or complete memories Since in 2X and 3X residuants memory circuits the amount of redundancy in given, the auniquated fifted-union yield of the amount of redundancy in given, the saminguated fifted-union yield of the conductant memory. In the parameter to the detailer, for convenient conductant memory, I in the parameter to the detailer, for convenient threat terms [329] games dathnet mimed yield Y, pration defect limited yield with conformation Y. And matches device intended yield with production of the conformation Y.

Y .. - Y , Y Y

V, is usually obtained from fibrication experience, while V on either be cantend from fibrication experience, the apprendented by one of the previously discussed analysical yield models. For calculation of V, significant content of C, significant conte

$$Y_r = \prod [1 - (1 - e^{-t_{h^2}})]$$

where K is the domain identification number and q is the density of the local fault-causing defects. If the q.-s are Poisson distributed, Y. may well be approximated by

$$Y_r = e^{\frac{\lambda^2 m}{\beta}}$$
.

where \(\lambda_{\top}\) is the expected number of faults in N circuits.

The appeach to Y, of duplicate redundancy may be extended to higher orders of redundancy when one element out of R elements should be functional, e.g., in the special case of Poisson statistics

$$Y_i = e^{-i\left(\frac{\lambda_{in}}{\beta}\right)^2}.$$

R = 3 for simple triplicate redandancy in that a minimum one out of three identical elements should operate. If two out of three identical elements must work, e.g., in a majority decision configuration where the voter is functional V becomes

$$Y_{i}=e^{\frac{-\pi\lambda^{i}_{m}}{\beta}}$$
 .

The expressions of Y, illustrations the vields' increasing sensitivity to the expected number of finits \(\lambda\), with increasing amount of redundancy.

In any real situations, \(\lambda_{\text{cr}}\) tend to cluster on a wafer which may be considered by an interwater clustering parameter a_i , and both λ_{aa} and α_i vary wafer-to-wafer which may be regarded by an intrawafer clustering parameter a., In general, the yield with redundancy Y, is a complex triple or

$$Y_{R} = \{(\lambda_{\infty_0}, \beta, \alpha_1, \alpha_2, q_{+-})\}.$$
 Numerical evaluations of Y_{R} , for the case when both $P(Q)$ and $g_{\omega}(\lambda_{\omega})$ are gamma distributions, indicated that yield roduction from intravafer variations and the compensated for by intervaler variations, and then

Numerical evaluations of Y_{kr} for the case when both P (Q) and $g_{\omega}(\lambda_{\omega})$ are gamma distributions, indicated that yield reduction from intrawafer

guad internal corression where

yield is more sensitive to interwafer clustering than to intrawafer clustering in large chips and wafers (Figure 5.28).



Figure 5.28. Yield reneitivity to defect clustering. (After [\$29].)

On-chip redundancy that improves yield, does not necessarily improve reliability, although the substitution of marginally operating elements by good ones, increases both reliability and yield. For both yield and reliability represents the application of circuit redundancy is essentially the same. and can be discussed without discrimination for the intended true

5.5 FAULT-TOLERANCE IN MEMORY DESIGNS 5.5.1 Faults, Failures, Errors and Fault-Tolerance

In memory technology, as in digital circuit technology the terms fault. failure, and error have distinguished meanings [530].

A fault is an anomalous physical condition. Causes of anomalies include design deficiencies, manufacturing problems, damages, fatigues, deteriorations, extreme ambient temperatures, ionizing radiations, humidity, electromagnetic interference, internal and external noises, misuse, etc. Usually, memory faults are classified by their duration, location, extent and nature (Table 5.2)

Fault					
Duration	Location	Extent	Nature		
Transient Intermittent Permanent	Memory Cell Bitline Wordline Sense Amplifier Read Circuit	Single Multiple Row Column Array	Stack-as Timing Floating		
	Write Circuit Address Circuit Control Circuit Clock Circuit	Decoder Peripheral Global			
	Supply Network Input Output				

Table 5.2. Fault classification.

A failure is the inability of a memory cell, circuit element, circuit or an entire memory to perform its designed function, which inability is caused by a fault.

or correction in the memory chip.

Occurrence				Error					
	Pattern	Direction	Location	Orientation					
Random Systematic Clustering	Single Double Quad Burst Multiple Burst	Bidirectional Unidirectional	Memory cell Row Column Sense Amplifier Logic Element Input Output Global	Symmetrica Biased					

.

Those memories which feature on-thip fault regaler or enve-correction circuits are referred, though neuroshic inaccurably, a final-fortent memorries. Fault-obtance in memorase is replied to improve reliability, or yield, or both. Fault obtance is curacid for reliable operation in pages, marker, military and other extreme envisorments, and important to increase yield utility of the control of the control of the control of the control of the unitary operating in standard environments nood rarely on-chip fault-repair or error correction to enhance fault-obtance.

Fault-tolerance within a memory chip is achieved by redundancy in memory cells, sarsys, persphenal circuit-dements and in the redundancy control circuits. The implementation of redundancy may profoundly influence the layout area, speed and power performance and, therefore, must be planned for at the outset of a memory design.

The plan's objective is to establish whether and how much improvements in reliability and yield are required and what techniques see to be used to implement the required improvements. To determine these requirements the circuit design needs to know:

 What types and amounts of faults and errors appear and are economical to repair and correct. (2) What the optimum strategies are to tolerate the faciles and errors to be remained and corrected.

Analyses of finits and errors, which may occur in a particular memory, indicate the reliability and yield parameters of the memory designed memory has particular particular features for fault-tolerance. A comparison of the action intuitibility and yield parameters to the desired coses show whicher any or low omnoh improvement is necessary, while the strategy of improvement depends on the types and immune of ediministic faults and cores.

5.5.2 Faults and Errors to Repair and Correct

For determination of types and amounts of those faults and errors which are necessary and economical to repair or correct for achieving a desired

Error Sources	Hard-Errors	Soft-Errors
Fabrication and Design		
Hot carrier emission	x	
Electromigration	X	
Surface charge spreading	X	x
Ionic contamination	X	
Spurious currents	X	x
Time dependent breakdown	x	
Environmental		
Package sinhs radiation		x
Statue charge and discharge	x	
Electromechanical corrosion	X i	
Electrochemical corrosion	x	
Electromagnetic interference	x	×
Temperature	x	x
Cosmic particle impacts	x	X
Radiation total dose	x	X
Transient Radiation	x	X

Table 5.4. Hard- and soft-errors influencing reliability

reliability or yield, analyses of the failure modes faults, and errors are needed in each individual design wintims of the memory circuits. The specific goal of the circuit failure mode analysis is to establish be performance requirements for failur-leopist and error correction. The performance requirements of reliability improvements may greatly differ from those of yield accesses. Number, eshability is intermed by both had—and soft-error articles from failur in memory fair-institute, design and environmental sources (Table 5.9) while yeld is efficiently. First 6.5.

Fabrication	Design	
Cleanness	Feature size	
Materials	Chip size	
Masking	Packing density	
Oxides	Cell type	
Perameter spread	Layout	
Complexity	Parameter variation tolerance	
Control	Fault-tolerance	
Temperature	Pattern sensitivity	

Table 5.5. Febrication and design issues effecting yield.

In each of the memory circuits, followings, design and environmental effects on eases that descape discussion, existing mechanisms, and the sportfur facility are manifested in other symmetrical or californization are specific facility. The control of the control of the control of the control specific facility and the control of the control of the control of the large of religion (2) A varieties of these facilities of the control of the observation of the control of the control of the control of the observ

hile short- and many gic operations at stand	open-circuit faults cause immediate sticking and logic levels
Faulty Circuits	Data Ostput
Data Input	Stack at log.0 or log.1

Faulty Circuits	Data Output
Data Input	Stuck at log 0 or log 1
Address Input	Discrepancy between write and read data
Word Decoder	Discrepancy between write and rend data Periodic appearance of same set of data
Word Line	Stuck at log 0 or log.1 Discrepancy between write and read date

Word Decoder	Discrepancy between write and rend data Periodic appearance of same set of data
Word Line	Stuck at log 0 or log.1 Discrepancy between write and read data
Storage Call	Stuck at log.0 or log.1
Bit Line	Stuck at log 0 or log 1
Bit Decoder	Discrepancy between write and read data Periodic appearance of same set of data
Sense Amplifier	Stuck at log.0 or log.1
Road Line	Stuck at log.0 or log.1
Read Amplifier	Stuck at log.0 or log I

Dil Tree	SEMEN IN ROSE OF TOOL 1
Bit Decoder	Discrepancy between write and read data Periodic appearance of same set of data
Sonse Amplifier	Stuck at log.0 or log.1
Road Line	Stuck at log.0 or log.1
Read Amplifier	Stuck at log.0 or log I
Write Amplifier	Stuck at log,0 or log,1
Data Output	Stuck at log 0 or log.1

physical failtures, but they do not cover all possible failure modes, e.g., power-upply line short and break, puttern sensitivity, etc., Nevertheless, the coverage of dominant failure modes is sufficient for establishing what faults and errors should be tolerated in the memory by on-chip repair and cornal covers should be tolerated in the memory by on-chip repair and cor-

rection. By using speec chips in a system, of course, the memory operation can be sustained despite the presence of any number and types of faults and

The frequency of faults and errors depends mostly on the memory circuit and layout disappe, processing schoology, stating material, handling, operating and storage environments. Experience in these issues indicates that in CMOS VLSI memorials the single ranked type of lenses (Figure 529s), but in CMOS VLSI and WSI memorials, beside the dominating length-ranked mercus, the number of should head qual enter in the memory cell (Figure 529s) may also be significant in addition, of course, to other miscollamous energy type.

In addition to the determination of the most frequent type of fusits and errors, the effects of memory milliferations on the system operation, has to be weighted. A system operation may absorb certain low amounts of single the errors, but the appearance of a beaut one or may have catarropide consequences. Best strows in memories are caused most likely by the malfinestion of a sense amplifier and, work much less probability, by impartment in some peripheral memory circuits.

Centrally, a fait belorance CAOOS manuers desires has to none, more

likely, with hard and soft errors which are (1) symmetrical and occur randomly in single and double bit patterns in notmory cell arrays, and (2) unidirectional and occur as bursts in senso amplifiers.

More prominent appearance of calasite, quod and brust errors, as well is ununiforation implimation of neighbord rows and columns, see minigation with the finite evolution of the finitesities includingly several mariller fortered that, and with projections of CAOSS measures in internatingly used to provide the columns of the columns of the columns of the may be solvened in system levels by anothing space daps. Yell internately not of space charge to considered only in impact of play primary such small-silp-invoked (MCAS) and WSS measures. The analysis of memory inflient moderate and exceptione in fill-desirable, sulple and gipplestons or specific restructurates revisible while classes of ormer and finish at what implementation of last deviews revisites a sequent programs.




Figure 5.29. Error-type distributions occurri two different CMOS memories.

5.5.3 Strategies for Fault-Tolerance

The sligh full-tolerance startery is the approach that provides the organized performance in reliability or yield insprovement and the optimum implementation efficiency in area, speed and power. To satisfy the range of performance-efficiency requirements in antenney designs, a fuels tolerance starting may include one or more of the following fundamental techniques: • Reput by reconfiguration separates, hyposses, and replaces the future cleamant by an operation ware one.

- Detection indicates error by application of error detection codes,
- Correction reconstructs an acceptable code word from an erroneous data word by application of error detection and correction codes,
- Masking corrects errors by simultaneous use of circuit replicas,
 Containment prevents the propagation of erroneous data out of a
 - faulty circuit,
- Diagnosis identifies the faulty elements,
 Inhibition disallows the use of diagnosed faulty elements.
- Timing and protocol checks compare internally generated clock impulses to each other or to repticas,
- Repetition of rowrites and rereads detects erroneous data,
 Discarding renders erroneous data unusable.
- Maintenance purges errors in the memory operation periodically.

From this variety of techniques, fault-tolerant memory designs incorporate on-chip fault-repair, error detection and correction, and in some

incorporate on-chip fault-report, error detection and correction, and in some instances first masking, while the other techniques are applied, so fine officially on system level. Nevertheless, the on-chip implementation of any approaches may be applied to satisfy the anticipated higher standards in reliability and yield applied and the property of the property of

S C CALL T DEDAID

5.6.1 Fault Repair Principles in Memories

Fault repair, here, is a reconfiguration of the memory circuit that inhibits the use of faulty circuit elements and enables the use of operating seems. also are Clerain elements which are required in a memory include rows. columns, blocks (clusters), substrays and arrays of memory cells. Individual memory cells are not, and elements or the whole of peripheral logic circusts are saidore practical to remain

The repair procedure consists of three phases: (1) detection and location of faulty elements, (2) assignment of operating spare elements, and (3) disconnection of the faulty elements and integration of the assigned spare elements with the memory operation.

The detection and location of faulty elements or orrors are provided other by error control codes, or by an on-chip tester circuit, or by external test compressed. On-chip and external tests allocate also the snare elements which are operational, and allow to assign the spare elements to the circuits within an experimental, and anow to issign the space openions of the circuits which contain the finity elements and engagement of space elements may be implemented externally by laser, fine and antifixe programming, or by on-chip repair circuit applying electrical and antituse programming, or by on-entry repair circuit applying electrical fuse, antifuse, EPROM, EEPROM, FRAM, SRAM or other bistable peogrammable circuit elements.

The operation principle of the memory circuit repair (Figure 5.30) is essentially the same in all types of memories; depending on the content of the fault-address memory either the main memory or a spare memory detailt is selected, and from or to either one of both memories the data are transferred from and to the input-output terminals through an eventual corrector circuit.

The implementation of repair circuits may have the following objectives:

- Improved reliability at minimum or no impact on yield,
 - Improved wield at increased or at no change in religibility.



- Minimum or no degradation in speed and power performance,
- Reconfiguration transparent to the user,
- Replaceability of both main and spare elements,
 - Unclaimfied processing technology.
 Easy removability of spare elements.

Reliability improvement, by using spees elements, may decrease the yield because the implementation of space and regale-control clevalts increases the leyout area. Yield, by varying the number of space elements, may be optumized, but the use of space elements of yield improvements may rectave the erhability, e.g., by the debris of fused links, decreased noise margins in decentrally programmable memory cells, etc. Nonetheless, both yield and reliability can stimulaneously improve at correctly designed and executed repair when not only faulty but marginally operating elements are also replaced.

The implementation of the spare elements and repair-control circuits can be designed so that notifier the access time nor the power consumption of the morrow/ increases pulpilety, and the application of the morrow/ increases pulpilety, and the application of the morrory in systems does not need any change is input sed output requirements, plin order, and other parameters. A repair method that would require process medification raises questions not only about product cost increase, but it may cause substantial changes in the dosign of the memory and its settine.

5.6.2 Programming Elements

Programming elements either separate or ooughe memory and speer circularity Unregrammed low-residues white elements by creating low- or high-resistances between circuit nodes arbitrarily Unprogrammed low-residues white elements are supplied as surfaces. Furthermore, both meaning high- and normally low-resistance states can be provided by any type of nonvolatile memory cells, and also by voisile memory cells until butter which the companies of the control of the contr

All the different types of programming elements, which are applicable to memory designs, may be programmed extensibly or internally, and all the types of fines and antifiascs may be programmed by later or electrically generated heat. Memory cells applied as programming elements operate under the same write and read conditiones as in dista storage applications, although they may be designed to prefer an initial log 0 or log, 1 state before provenerations.

For yield improvement the preferred programming, method is the lister (\$132) of a polysilism or next list, because its implementation requires mail liquid see that can be flitted to a row or column pitch, inchanges in gradually the good and power characteristics of the memory, and provides a large resistance change from the unprogrammed (\$1-250MG) in the programmed (\$2-50MG) is seen to programmed (\$1-250MG) is programmed (\$1-250MG) is programmed (\$1-250MG) in the programming link is determined by the effective diameter of the laser spot D and by the lineauxory of laser boar positioning or different \$1.000MG.




Figure 5.31. Diameter, position accuracy and power density distribution of a laser beam to a fusible link design. (Source (532).)

Decreasing memory feature size require improvements in focusing

Determing memory, feature time require improvements in focusing, promoting control of the test feature where light the field year of primary control of the field year of primary control of the field year of primary control of the fine detailed in day absorbed, the day of the primary control of the fine detailed in the primary control of the detail of the primary control of the primary c

The cut of a polysilicon link results less debris than the cut of a metal link and, therefore, a polysilicon cut results in more reliable senseation Since the separation does not need any other circuit element other than a short link, the access and evole times as well as power dissipations are influenced only by the interconnect lines necessary to implement the space

For connection and disconnection of spare and faulty elements laser perantmable antifuse links (Figure 5.32) may also be used. When a laser spot on the link covers the p-n junctions the material melts and provides a rather low-ohmic conductance. Both the low and high resistance as well as the maximum operating voltage and current depends on the characteristics of the switchable p-n-p, or n-p-n or amorphous device. Antifuses switch normally high resistances (>10M Ω) to low resistances (50-300 Ω), and in their high-ensistance unprogrammed states the breakdown voltages are in the range of 3-6V.





Figure 5.32. A laser programmable antifuse link. laser programmer equipment needs substantial capital investment. For yield

The implementation of laser programmable fuses and antifuses is simple and inexpensive, but the acquisition and maintenance of a fully automatic

enhancement when high capital investment size a laser programmes in impractical for any seaso, or for reports of measuries which operate in systems, i.e., in animation or in-sint, the fines or antifixes may be programed detectable, Novembelous, the closuical programming requires the grammed detectable, Novembelous, the closuical programming requires the animation of the control of the control

Electrically programmable elements may also be implemented in fuse or militare devices. Electrically featible links have similar layour designs as those of laser programmable faces, but the Joude-beau, franker than the lase generated hast, evaporates the conductive metal or polysition material. An insulator material, e.g., Oxypon-Horgen-Oxygon [33] or annephrus salicon [534] is melted between two conductive layers in the mostly specified activated by programmable antificus (Figure 5.33). Electrical antificus on described by programmable antificus (Figure 5.33). Electrical antificus on the conductive of the conductive specified antificus on the conductive of the conductive specified antificus on the conductive specified antificus of the conductive specified antificus on the co



Reliability and Yield Improvement

peorule very high off-estistances (FIGI) and acceptable on-estistances (B0-500D), and road 5-ends and 10-2009 programming current and volulength of the programming the programming the property of three additional mask-shapers and estended layout areas.

The layout error of an electrically represented element may not be as

The layout who is no concentrate programmate articles may too to a small as that of a loos programmath chemest, because is implementation often nocks p² or n² depel gased-rings to swoid distriction in the accurate of the concentration process.

Programming of fuses or antifuses may need slight changes in processing to keep open a window in the oxide above the programmable element. Windows allow for better positioning control and for improved gas, debris and best escape which are generated by programming.

From on duffers programming with how uniforme or most middle to chance yield of emenses which poply symmets and still CHICA. CHICA Gr. dis Jundon access memory cells. The reseases for the initials the (1) minimum impact of the implementation is clearly series, reported by the property of the impact of the impact of the initial to (1) minimum impact of the implementation of the impact of the very high violence production, (4) such major for emersativity of pages, Area, speed and power behalf and design distribution are used in the property of the impact of the impact of the impact of pages. Area, speed and power behalf and design distribution are used in the programming becoming the contribution of the other speed of the programming becoming to the ordination programmate the sease and uniform one will painted for enthality improvements and experience of the programming of the contribution of the programming the programming of the programming the speed of the contribution of the programming of the programming the speed of the programming th

In static and dynamic memories which have bettery backup, the upplied memory cells can also be used for repair programming, especially where high programming speed, out effectiveness in implementation, and direct competibility with the controlling logic circuits, are among the requirects. Norwhelett (SSI) and batters-backed volstile (SSI) reconstraints elements

may gain applications also in assensories, despite needing additional puncessing steps for implementation of programming elements, where in-situ memory repairs should combine bigh relabelity operation with high speed performance, low power dissipation, small size and weight, e_B , in memorics operating an pance, milliary, statistion handward and other extense environments. Programmable elements for most of the applications may be created from the great variety of programmable and satisfact memory cells.

5.6.3 Row and Column Replacement

To provide that behavior in CNOS memories, the work videaly used technique in the registered a few said solutions of neway voids (257) at the register of the registered in the registered of received (157) and the registered of the registered of a NOS-devokedy, that stricts a weeffline or row, incolved disconnecting a weeffline from at access circuity and endinging a gaze on the registered of the registere

Programming of a decoder, that selects a billine or column, does not need a disconnection of a normal billine from the write-tend data but (Figure 5.55) because a normal-to-space N/S switch out avoid a coincident data flow between the normal and space billines. In this scheme, the parasitic expositances for the normal billines datage integritication, but they reduce greatly for the space columns. The programming of the column decoder can be the same as that of the now-decoder of




Figure 5.34. Fuse programmable normal (a) space (b) rows in a NOR-decoder.



Figure 5.35. Normal-to-spare switching in bitline selection. (Source [537].)

In NAND-gate besed decoders (Figure 5.16) the implementation of later parameters afficies in the most amenable technique, although the reciprocity of the circuits allows to use fuses and antifuses in NOR- and NAND-gate based decoders arbitrarily.

Fines and autifiates may also be programmed electrically in the decoders, but each programmed electrons and each now and column decoders, but each programmed electrons and each now and column decoders and the column decoders and column decoders and the state of the state of a high-programmed programmed for fines, or the autifiate of the decided programmed programmed for fines, or the autifiate of the decided programmed programmed for fines and a not one decided programmed for the decided programmed for the decided programmed for the decided programmed for the programmed for the state of the application of electricity programmed for the programmed for the programmed for the decided decided decided decided decided for the decided programmed for the decided d




Figure 5.36. Normal (a) and spare (b) columns an antifuse programmable NAND-decoder.



Figure 5.37. Electrical programming in a NOR-decoder.




Figure 5.38, Electrical programming of an address bif.

The rather large area requirements for the circuits of electrically programmable fuses or antifuses may conveniently be accommodated if the

programming circuits can be placed in the paths of the addressing bits at address inputs, rather than in the decoders. The available space at the address inputs allows to combine a lattch with the programming circuit (Figure 5.38). The use of the regenerative latch relaxes the requirements in programming of low and high face recisionance to best than 50.00 and greater




Figure 5.39, Sourc decoders in the critical timing paths of a memory.

The implementation of programmability in the undecledening like in effectly in the closes-addrass dense for effectly in the Colon-addrass dense for the considerate forces in the integration of the letter programmability of the row address deceler dense of the colon of the colon

Replacing rows and columns of memory cells is beneficial as long as the defect distribution is uniform. More realistic, however, is to assume clustered defect distribution, which can be repassed by replacement of blocks (subarrays) and arrays of memory cells.

5.6.4 Associative Repair

All types of elements, including arrays, block, rows, columns or column to column to column to column to column to column to require the very lime transferd in a speciated power by a suscensitive supercoach (338) that may be interated within the memory. The approach is associative, because it uses associative memories to store the addresses of the finally memory location (Figure 5.40). Chip since of C.MOS memories, which interceptors associative finall-speciate, are enlarged only by the area required to implement an optimized member of redundant elements, e.g., No. 25-25-MID 102AAI debicated at an average defect detaility of 1.5

In very large memories the associative approach may be extended to a bineractical steadies epideometris schema, where a large space element to intermedical steadies epideom, make cleants of a space administration of the space





Figure 5.40. Associative repair schema. (After [538].)
ne memory, a parallel search determines whether the address is written

uniform CoAAI. If on much appears, the address code directly flow situ for mills memory and the mails memory operation is unchanged. If, however, the futlay clement memory CAAII contains the address, a matthe flow girallo colour. The line girallo colours. The line girallo colours. The line girallo colours. The line girallo colours flow of the subtress code of an operating space clement may CAAII contains the flow of the subtress code of an operating space clement and colours. The member of the colours of the co

Because the bit capacity and the size of the main memory is much larger than that of the space memory, e.g., 10:1 or less, the operation time of the space memory is always much shoter than the access and the cycle time of the main memory. Thus, the operation of the space memory does not

degrade the speed of the main memory and it is entirely transparent for the user. Increases in both memory power consumption and layout zero of the area insignificant, because the associative memory has to contain only 4-lg addresses, in large memories the associative hierarchical schema provides a combination of fluid repair capability and application efficiency that is difficult to surpses by other approaches.



5.6.5 Fault Masking

To reader the peripheral clicuits of the memory, and the securitual environment of extenting, conversing and require control circuits, inacessitive to their own faults fault masking [539] is the most doolin approach. Fault matting eliminates the one-to-one correspondance between the failer of a Composition and that of the entire memory, and each redundant complement circuit and that of the entire memory, and each redundant complement circuit softeness the failthur of one memory component circuit.

The redundant component circuits are implicated and a 2·1 majority vote togic circuit (Figure 5.42) is often applied to decisle whether a log.0 or a log.1 is the correct datum when a component circuit fails. If each component of




Figure 5.42. A 2:1 majority vote logic circuit

the C1, C2, C3 has a probability of failure p, the probability that such a one level majority configuration fails P is

$$P = 3p^3 - 2p^3$$
.

When n level of circuits are protected by majority vote logic, then the probability of failure of n-level majority configuration P, is

$$P_n = \frac{1}{2} - \left[1 - \left(3p_n^3 - 2p_n^4\right)\right]_0^n \quad \text{and} \quad P_n < p_n \quad \text{if} \quad p_n < 0.5 \,,$$

P₁, 2 - [1-19]; - 2P₂, N₁ and r₂, C₃, N₁ P₂, C₃, where p₄ is the probability of failure in the circuit n. In the equations of P and P₄, the majority vote logic circuits are treated as perfect infallilled elements. The effect of failures in the majority logic itself may easily be regarded by the introduction of the error reduction factor F F is the ratio of failure speciality of the nonreductant circuit configuration P and distinct the configuration of the failure speciality of the nonreductant circuit configuration P and distinct the configuration P and the configuration P and the configuration P and P and

of the redundant circuit configuration P_w i.e., $F = P_e/P_e$. F increases with increasing n and with decreasing P_e (Figure 5.43) at the assumption that the votar failure is much less likely than the redundant component failure. Voter logic has the most promising application to serse amplifiers and decoders for maching the effects of changed attention particle impacts.





Figure 5.43. Error reduction factor versus failure probability and number of voting levels. (Source [539].)

5.7 ERROR CONTROL CODE APPLICATION IN MEMORIES

5.7.1 Coding Fundamentals

Error control coding (ECC) [540] adds a small number of redundant bits to the write data to form code words. Every code word in a part of a code space. The error centrel code is designed so that a certain pattern and number of crores fransforms a code word into a data word which is out of the code space. Error detection is detailed so any code space, so code space. Error detection is detailed so any code word into while error correction uniquely associates an out-of-code-space read word with the originally written code word.

Refore data would be written into the memory-cell surry, as concluded a considerates, a legislate on the original data, and after each a decoder creat indicates illegislates works consisting curves and, if an experiment of the control of the cont



Vieure 5.44. Encoding and decoding.

In accordance with Shannon's coding theorem [541] the error probability, i.e., the probability of incorrect decoding P₁₀₀, can be made arbitrarily small by increasing the code length n while holding the code rate

R constant for any information transfer rate less than the channel capacity C at any energy see code by R:

$$P_{\rm icm} = 2^{-\kappa F_{\rm ic}(E)} \quad \text{where } R < C, \label{eq:property}$$

k is the number of information bits in a code word, the n is the code length in bits. The thocean, however, provides so means for constructing effective codes and suggests that requirements for very low error probabilities compel the use of very long code words and, in turn, of very complex decoding operations. In memory applications codes required to have short code lengths and simple decoding, and these need to detect and




Table 5.7. Family of codes

correct only few. e.g., random single and burst, error types. To construct error detection and correction codes the design has to find the code that is the most suitable one to the particular memory application. From the family of codes (Table 5.7) the most amenable codes for memory applications occur to be the linear, single transmission, and the digital binary codes.

Linear codes are systematic (unmodified data stream is contained in the encoded data sequence), structured (information bits are separated from redundant check bits), and can be described by mathematical methods which is rather easy to compute. Convolutional codes, tough easy memory application, because they have low ender sue and require complex amenory application, because they have low code sue and require complex amentus to decode. Other code families including waveform neubinary and multiple transmission codes are also unfitting to memory applications, bettoe memories store data in a digital binary system, and the information is written and read in a single transmission schema.

There is no acceptable single figure of merit upon which a decision can to made for a code application within a code family, and no single class of codes is best for all CMOS memory applications. Nevertheless, in fluct-tolerant memory designs, the possible coding error rate functions for performance, and the percentage increase in layout area, circuit delay and personance, and are personage indicated in systematic account and power consumption for efficiency, provide good criteria for code selection.

Analyses of performance and efficiency parameters as well as design experience indicate that the following code classes can most likely gain implementations in CMOS memones:

Single parity check.

Berger,

Hamming. Reed-Solomon

Didirectional

If no code of those classes can satisfy the requirements, of course, other existing code classes should be investigated, or new codes may be devised. To apply any code to a memory the code's performance and implementation efficiency have to be analyzed.

5.7.2 Code Performance

In memories the only benefit of the use of error control coding is the reduced probability for write, storage and read errors. This reduction can be characterized by comparing the error probability without error control coding to the error probability with error control coding P. to

The objective of enver control performance investigation is to find or design a code which is capable to improve a certain p to a required P at the lowest code rate R = Van. A low code mix transforms to linite number of redundant bits and to small memory area increase, and saustily results in a high efficiency code implementation.

The vast miscrity of codes applied in fault tolerant montpoints are in the

family of hizary linear block code [542]. Under the assumptions that in the codes binary 0 and 1 occur with equal probability and that the errors are independent from each other, i.e., binary symmetric channel with random error distribution, the most widely seed parameters for performance excluding mass are the probability of correct decoding $P_{\rm col}$ but for incorrect decoding $P_{\rm col}$ and fibe probability of post-decoding bit error $P_{\rm c}$ [543].

Error probabilities Pen and Pen may be expressed as

$$P_{cb} = \sum_{i=1}^{3} {n \choose i} p(1-p)^{n-i} ,$$

$$P_{ED} = \sum_{i=1}^{n} {i \choose i} p(1-p)^{n-i} ,$$

where i is the Hamming weight i.e., the number of binary 1s in a word.

d=2t+1 is the Hamming distance i.e., the number of bins in which binary 0

and 1 values differ, and t≥1 is the guaranteed error correction capability. For reasonable values of p and n the first term dominates, thus

$$P_{ico} \approx \binom{n}{i} p^i \ .$$

Applying weight distribution A_α i.e., the full enumeration of the code word number of every possible Hamming weight, P_{KD} becomes

$$P_{KD} = \sum_{i} A_{i} p^{i} (1-p)^{n-i}$$

The upper bound for P_{KB} with r number of redundant bits in a code word

Post for error detection alone can be approximated by

Assuming bounded distance error detection and correction in which any error pattern is tenses decoding failure, P_{XO} for block errors can be arrestabled at

$$P_{KD} = \frac{(np)^{n+1}}{(n+1)!}.$$

If i errors are present in a read word, and the decoder can insert at most I

It is errors are present in a read word, two use decourse that insert is additional errors, then the post-decoding bit-error probability
$$P_k$$
 is
$$P_k \leq \frac{1}{2} \sum_{i=1}^{n} G + D_{i-1}^{(n)} p^n (1-p)^{n-1}.$$

At bounded distance decoding P_s can be calculated as

$$P_{_{b}} \simeq \frac{d(np)^{-t+1}}{n(t+1)!} \ . \label{eq:pb}$$

Numerical evolution of $P_{\rm CP}$, $P_{\rm TD}$ and $P_{\rm S}$ with CMOS memory parameters show that $P_{\rm CP}$, $P_{\rm TD}$ and $P_{\rm S}$ strongly depend on the number of clock bits r or on the guaranteed error correction equilibility. As the days are missive which in flatnessed by the code length $n_{\rm t}$ by the error probability without error control coding $p_{\rm S}$ and $p_{\rm S}$ being distribution, $P_{\rm S}$.

For determination of the optimum code rate of a Bose-Chaudhuri-

lioquangiam (ICH) code the princinence cores of 1-F_e, as a function of y, h. n. ned 1 (Figure 5-5) can most convensionly be used. The second of the code of the

An indirect performance parameter the asymptotical minimum distance d_a is also used in code evaluation. For primary binary BCH codes d_a is [545]

ode evaluation. For primary binary BCH codes d, is [545]

$$d_n = 2n \frac{\ln \frac{n}{s}}{s} \text{ if } n \to \infty,$$

which indicates that these codes are asymptotically bad codes, although up to a length of 1023 bit their distance properties are reasonable Asymptotically good codes, e.g., Goppa codes [546] approaches the $\rm Gilbert-Varshamov$ bound [547] i.e., $d/n \geq 0$ at given code rate, but BCH codes do not do so.




Figure 5.45. Performance curves of some binary Bose-Chaudhuri-Hoequenghem and Reed-Solumon codes. (Source [543].)

The code performance parameters for BCH codes can also be adopted to Reed-Solomon (RS) codes because RS codes can be reparded as a special case of nonbinary BCH codes [548]. When the symbol field and the location field are the same: BCH and RS parameters are also the same. RS codes are

particularly suffed to correction of bant errors, Bant correction can fall in both ways, either a single burst is longer than the designed length of correctable bursts, or multiple bursts appear within a block. If the error bursts are nucleon events and their states are distributed according to Poisses sufficiently observed to the proper sufficient of the proper suitable of the proper suitable (549)

$$P_{\rm EC} = \frac{1}{2} \left[\sum_{t=1}^n \mathbf{B}(t) \right]^2 + \sum_{t=1}^n \mathbf{B}(t) \ . \label{eq:pec_ec}$$

Here, I is the best length in bits, and B(I) is the probability of occurrence of an I length brust. The I-Pa₀, wereas observed error enter P₀, functions at given k, a and I parameters for RS codes are very similar to the I-Pa₀ versus persons in different k, a neal transmeter, and how that the performance improves with increasing code rate and distance. A comparison of I-Pa₀ performance of a BCH code in the art of a comparison of I-Pa₀ performance of a BCH code in the star of a CHCO (CCC) (

In memories code rates soft, thereby, the number of redundant bits an initiated to a five cent by yield and cost-conductorious, while the code initiated to a five cent by yield and cost-conductorious, while the code memory-cell turny, or of the write-red and input-coapit data settems. For a code design the type of errors to be corrected and the required coperformance provide the foundation. Nurveillenties, a code selection and design based must by spen error and performance translayies can well be the missignious of the implementation efficiency, and the procedure of efficiency control of the implementation of efficiency and the implementation efficiency.

5.7.3 Code Efficiency

The efficiency of codes in CMOS memory applications is determined by (1) the expansion of the layout area, (2) the degradation in access, cycle and data-transfer times, and (3) the increase in power dissipation, which result from the implementation of the error control circuits. The additional circuits are combined of (1) the number of memory cells for the storage of redundant bits, (2) encoder and (3) decoder for the error control code.

The number of redundant bits depend on the ende type, and on the types

The number of redundant bits depend on the code type, and on the type and nameber of errors to be detected and corrected. Although with increasing code lengths the percentage of redundant bits decreases, the implementation of a long code may increase the complexity of the encoder and decoder circuits significantly. To investigate and design encoding and decoding schemes algebraic approaches on coevenistivity be used [551].

The encoding of linear noncyclic codes into a code word C can be described by a vector multiplication of a generator marks [G] with the message k-tuple vector M, where I, and P are the identity and parity matrices respectively, and k is the number of information bits in a code word:

For linear cyclic codes a code word in polynomial form $\mathbf{x}^{nk}+\mathbf{r}(\mathbf{x})$ can be constructed by dividing the polynomial \mathbf{x}^{nk} by a generator polynomial $\mathbf{g}(\mathbf{x})$

$$\frac{x^{n-k}}{\sigma(x)} = q(x) + \frac{r(x)}{\sigma(x)},$$

and then the code word is

$$q(x) = x^{n-k}m(x) + r(x) = q(x) + q(x)$$

and where s(x), q(x) and m(x) are the remainder, quotient and message polynomials, respectively.

The decoding of linear noncyclic codes consist of the following steps:

(1) Computing syndrome S from the received code vector V by

means of the transpose of the matrix [H]

$$S = VH^T$$
 and $H = [P^TI_{ant}]$,

where P^T is the transpose of matrix P.

 Determining the correctable error pattern c from the syndrome s = dH^T.

(3) Adding up vectors V and u to find the message vector

c=V+e

Decoding of linear cyclic codes follows the same procedure:

Computing syndrome s(x) from the received vector v(x) with

generator g(x), code quotient q(x), and error pattern quotient $q_i(x)$ vectors from $\frac{v(x)}{v(x)} = \frac{v(x)}{v(x)} + \frac{v(x)}{v(x)}$,

 $\frac{f(x)}{g(x)} = \frac{g(x)}{g(x)} + \frac{f(x)}{g(x)}$

where c(x) and c(x) are the message and error-pottern polynomials.

 Determining the error pattern from the syndrome e.g., by (a) table look-up, (b) Megitt decoder, (c) trial and error, (d) malority lorie.

(e) algebraic procedures, or by other methods,
 (3) Finding the information message

o(x) = o(x) + v(x) .

Clearly, the decoding of information is a complex operation, and as such its implementation is one of the most influential issues to object size, speed and power performance of memories which feature on-high error control coding. Many of the traditional algebraic decoding methods for high performance error control codes are unacceptable to CMOS memory designat, because their complexity leads to very large overhead curvail errors.

long access times and high power consumptions.

To optimize the efficiency of circuit implementation the redundancy, encoding and decoding requirements of all codes which are candidates for

stone (1) Analyze the mathematical encoding and decoding procedures of the code family.

(2) Select codes that have notential for simple circuit implementation.

(3) Design logic circuits for encoding and decoding of the selected

codes

Approximate the number of transistors needed for the implementation of the logse circuits,

(5) Estimate wiring area.

Approximate total area required for encoder, decoder and

nechandrest circuits. (7) Simulate and calculate circuit delays added by error control

circuits. (8) Estimate total power dissipation added by error control circuits.

All computation for circuit area, speed and power must apply the same layout-rules, process and design parameters for fair comparison.

Calculated and experimental graphs of normalized area, speed and power parameters versus code lengths [552] for the most prevalently used

codes, e.g., bidirectional parity check codes in series-parallel (BD S/P) and in parallel-penallel (BD PP) configurations, cyclic Hammang code (CH) and noncyclic Hamming code (NCH), etc., may greatly alleviate the computational burden. Experimental designs indicate that the percentage of the overhead area used for code implementation decreases nearly exponentially with linearly increasing code word lengths, and the rates of decreases are different for different code types (Figure 5.46). With longer

code words, however, the total overhead area, that is normalized to the memory cell size, expands. Moreover, the projected overhead area expansion of a dynamic memory (Figure 5.47a) differs from that of a static memory (Figure 5.47b). Here, the memory overhead area, that is expended by code implementations, includes the areas required to implement all the encoder, decoder and redundant memory cells.





Figure 5.46. Percentage overhead area versus code word length for a variety of codes (After [552].)










Figure 5.47. Overload area versus code-word length to a dy and to a static (b) memory design. (Source [552].)

The paulty to be juid in memory operational good may be represented by a diagram of contend along versus code upin Figure 4.51, below the delays are normalized to the delay of the 2-lequel NGPs, in the delays are normalized to the delay of the 2-lequel NGPs, in The diagram decorated and excellent policy of the parties of the decorate of codes, increase registry with increasing code-word lengths. Performance, it is not content that the code BLD NF and BD PP the overhead delays may be the start, because the circuit complexity of the pausid-specially code to the start, because the circuit complexity of the pausid-specially operating areas of the content of the start of the st




Figure 5.48. Delay versus code word length for a static memory design.

In most implementations the power-dissipation versus code-length curves, traditionally, follow the tendency of the overhead area versus codelenath functions. This is because the overhead circuit's power dissipation wiring lengths at a constant operational paped.

Normalized area, speed and please diagram parameters illusionic general behavior instances among candidates of as a particular memory design, aby. To the destination of rode efficiencies in each individual memory design, the potential degradations in memory day awas, access time road power consumption should be analyzed. For large bit-englassy memory

consistence should be analyzed. For large bit capacity memory, which is subjective of our countries of our countries of the processing departations in important characteristics than those in median simulation memories. Thus, it stage bet-expectly memories than the important in the memories of the implementation of error context to doing his good potential and importance. For error context of AOS of sometime is more ones appear to be the most subside family of colors.

A. J. A. L. Linear Kynstematic Ocetee

5.7.4.1 Description

A linear or block code of length n is a set of n-topics which forms a very space over the fallowin-field of q elements OF(q). For thinary codes q=2, for j symbols q=1. A linear code is systemist if each word consists of k unitered information bits, followed by nk=1 linear confibilation of these bits. May; linear systematic codes are easy to implement in manufacts because their mathematical structure makes the coding circuits easy to fit to memory architectures and bytouts.

From the family of binary linear systematic codes, CMOS memorates may upply single-parity-check, Berger and Bose-Chaudhar-Hecqueagem (BCH) codes, and from the BCH codes the Hammang and Rost-Solomon (RS) codes, most advantageously. The characterization, encoding and decoding of these codes are summarized in the next sections

5.7.4.2 Single Parity Check Code

The simplest linear code is the single error detecting party, or imparity, check code, called shortly as single-parity-check-code. This code uses only one check bit necessited in a block of k information bits. Because km. l., the

single-parity-check-code is an (n, n-1) code. In both parity and imperity schemes the code can detect 1.3.5. proneuts bits nor word.

The exceder creates a code word by adding a 0 or 1 bit to the data. The appended bit makes a binary modulo-2 sum of each k information bit, which result office unknown for for your windownly 1 for party as the decoder result to the modulo-2 summing, checks whether each word results the modulo-2 summing, checks whether each word results the contract of the modulo-2 summing, checks whether each word results the modulo-2 summing of the sum is 1 or party detection or 0 at immunity described.

Single parity and imparity check codes are easy to encode and decode. The series encoder and decoder circuits require only a flip-flop and a logic gate (Figure 5.49), while the parallel alternatives need an n-input XOR logic circuit for implementation (Figure 5.50).



Figure 5.49. Series encoder (a) and decoder (b) for single parity check code.




Figure 5.50. Parallel encoder/decoder for single parity check code.

5.7 4.3 Berger Codes For fault protection of memories, in which only unidirectional binary

errors occur, Berger codes (553) can provide excellent performance and efficiency. These codes detect any number of 0 or 1 errors, if 0 or 1 errors never mix in a code word. In Berger codes, k information bits are augmented with $r = 1 + (\log^2 k)$ check bits to form an (n, n +) code word.

The error-detecting capability of these codes rests on the fact that a funzy number representation is a weighted-digit representation. Thus, any loss of 1-s reduces the binary weight of the word and increases the number of 0-s in the word, and vice versa. Discrepancies between the number of 1-s or 0-s at write and read of a word indicates errors.

A plain circuit implementation of a unidirectional error correcting series encoder and decoder requires only a thirling binary counter and a few logic gates (Figure 5.51). The shifting binary counter operates as a binary counter for the first k digits and then set a shift register for the next r bits. Inputs A and B switch the circuit between counter and shifting modes.




Figure 6.51. Series encoder (a) and decoder (b) for Berger codes.

A parallel encoder circuit implementation mosts as In-input XOR combination, while the decoder can be constructed of a gast-complex that comprises a 2-input XOR and two 2-input AND/NOR gates, and a flip-flop for each but of an n-bit word.

5.7.4.4 BCH Codes

The Bose-Chaudhuri-Hooquenghem (BCH) code family [554] is the best known large dates of codes which one context madon errors. These codes perform as good as possible in the range of parameters of memory applications, and for many BCH codes the decoding is reasonably simple. BCH codes exist for all integers m and t such that

$$n=2\,^n-1$$
 , $n-k=mt$ and $d=2t+1$,

where d is the code distance required for correct t number of errors.

In the family of BCH codes, those subclasses which are most amenable to CMOS memory applications, comprise the Hamming and Reed-Solomon (RS) codes

5.7.4.5 Binary Hamming Codes

Hamming codes [555] are defined for any integer in as

memory a (22,16) SECDED code is used.

$$_{\rm B} = 2^{\rm m}\text{--}1, \, \text{m-k} = \text{m}, \, \text{and} \ \ \check{d} = 3$$
 .

At the minimum distance d = 3 the number of errors that can be corrected is t = 1 if the code length is n = 2-1. Here, r = n-k is the number of redundant bits, k is the number of information bits and n is the code length. Hamming codes see the lengtst single-arrev-correcting binary linear codes which can be constructed with r obstable this and, in turn, provide the least percentage area-increase that results from the application of redundant memory cells.

The number of memory cells in a row and column, number of data uppets, outputs and address inputs, outputs and address inputs, outputs, outputs and address inputs, agreently, do not match the natural length or of Harmiding codes. If for it we're to a natural years are not absoluted by a bits to no to "(in-it)" and the number of radinated bits read, thereby to code's error contenting capability is unafficient. Sometimed Harmining codes are most commonly replied in the data outputs for single error correction and debedie error descenden (SEODED). e. as, for 16 outputs

CMOS Memory Circuits

In CMOS memories, most of the encoders use the traditional XOR gate

complex. Layout area may be reduced by applying k-to-(k+t) encoding tables or shift register circuits where the delay of the XOR encoder circuits are comparable with the delay of table look-up or binary shift encoders.

The decoding of Hamming codes is significantly less complex than that of other BCH codes since a simple r-le-2' convention provides the error vector. Thus, in the general decoding solvens of Hamming codes (Figure 5.22) a SECDED code implementation requires (1) 2' of 3-input XOR gates for syndrome generation (2) 2' crucies consisting of two 3-input XOR and on 3-input AND gates for error location and (1) 2' of 3-input XOR gates for correcting the errorsoness bits.




Figure 5.52. General decoding schema for Hamming codes.

To memory-internal error correction the table look-up decoding solvens (Figure 5.3) may be the most amenable approach, but it is practical only for snaigh and double corre correcting codes of moderate lengths. The applicability of a table look-up decoder is limited by the access time and by the clip size and, in turn, by the bit-capacity C₂ of the look-up ROM in a CMOS memory-bip. A large C₂ is required for decoding a code that here

extensive code length and multiple error correcting canability





Figure 5.53. Table look-up decoding scheme

A valety of excoding and decoding techniques, which are applicable to immunicate, as in a decived by taking absonage of some of the respective of cryst Enterning (such as least which by missing absonage of some of the respective of the contract of the co

For a cyclic Hamming code that corrects single random errors the following properties may be useful in the design:

(1) The parity matrix columns can be ordered so that each row is a
cyclically shifted version of the previous row.



- (2) The succession of digits in rows obeys a simple third order recurrence relation; each digit is the XOR (Modulo 2) sum of the digits two and three positions prior to it.
- (3) The last three columns correspond to three check digits.

With the explanation of those prospective, a three-digit duff register and some large its well-filters to from a sould indep to exceeding content of the result with the content of the result of the content of the result of the content of the result of the content of the results and to the compare and (2) when A = 0, the A = 0, the A = 0 the content of the shift-ingenists of inholds the content from the first forms, the process of the shift-ingenists of inholds the content from the first forms, the process of the content of the conten

5.7.4.6 Reed-Solomon (RS) Codes

Read Sciences (RS) scokes (SS7) may be considered as a subclass of cyclic BCH codes whose cymbola as being: re-tuples to this rather than thin. The code lengths is n = 7-1 symbols which makes n = m(Z-1) this thin. The code lengths is n = 7-1 symbols which makes n = m(Z-1) this thin the use of T = 6-6 being symbols or n = m(p(k)) clock (kit, on correct t= (6-k)/2 symbol censes and all tagether t = m(p(k)/2) for errors which are mendature) located in the world. A semo-convecting RS code can allo correct either one burst of a total length of (i-1) m+1 or i bursts of total length of (i-limit).

RS codes on GF(2") outperform binary codes with the same rate and laught at small crow rates. The reason for the superiority of RS codes is that their distance features are much better than the distance properties of binary BCH codes. Beneder and decoder curcuius for RS codes are similar to those of BCH codes, but the use of symbols, in place of bits, significantly increases the complexity of the decoder circuits.

462 CMOS Memory Circuits

To reduce the circuit complexity of decoding, a variety of methods [558], e.g., fast Fourier transform, Chira search, Kasami procedure, Massey, Beriskung algorithes, etc., see devised and applied. The optimum choice for application depends on the specific performance and implementation efficiency requirements

In CMOS memories, the inefficiency of RS code implementations are a significant than only a few deragan for very large memories, which have to operate in excesse environments, could justify RS code use. Nevertheless, IS codes in inclusivation immorp vigorium, e.g., in water-cale-integrated (WSI) and molti-delp-modele (MCM) systems can provide both excellent performance and efficiency on core codes in constituted code combinations in WSI and MCM systems namely, for the other codes in encoder and decord relevant can consonality ble implementation a cent

5.7.4.7 Bidirectional Codes

Bifurciation docks, also known as treative and product code [55], one constructed from two or more error detecting or convexing lines book codes by forming a rectangular structure. This structure is inherently considered the superior of the surface of the surf

The performance of behincitional codes depends on the error detection and correction capability of the component codes. Two single-pathy check codes arranged in a bidirectional schedule with a code length of $n=(n_0,n_1)\times(n_0,n_2)$ k(n_0,n_2) have a minimum distance of $d=d_0d_0$, a code rate of $n=(n_0,n_1)\times(n_0,n_2)$ and a guaranteed capability to correct all single and detect all double errors as well as a variety of multiple error patterns. The corner error check bit is consistent with that row or column checkbits of the contract of the contract

which it is a part. To correct multiple errors in a row or column one of the presenced codes must have multiple error detecting especiality.



Pleases 5.55. Biddenstional code structure for a memory cell array.

Error control by bifurctional codes in most advantageous when the monoling and decoding circuits may opene in sent into the free me of both codes and in parallel mode for the other code, as the the code digits are substituted in the code of the world decision with parallel some-decising and the bit selection with stretch world selection with parallel some-decising and the bit selection with stretch world selection with parallel some-decising and the bit selection with stretch world selection with parallel some-decising and the bit selection with stretch and the code of the selection of the code of t

The area and power efficiencies of the encoder and decoder circuits, which implement bi- or multi-directional codes depend on the properties of the component codes. For multiple error corrections many one-directional codes can be implemented at substantially better efficiencies than bi- or multidirectional codes.

5.8 COMBINATION OF ERROR CONTROL CODING AND FAULT-REPAIR

The combination of earse content coding (OCC) and finit space in a name of the produces a superglade differ that required in the immenment of the produces a superglade differ that regular to a finite of \$5.5 to When MTHE for a CMGN Will among opening in calculate, including class and content of the conduction of the content of the co



Figure 5.56. Major circuit blocks in a memory combining ECC and fault-repair implementation.

Scatters with CARON money right on efficiently be spreided by preparlment of by place declaring short and by where and this compensation and the effect of the compensation of the preparlment of the compensation of the compensati



Floure 5.57, Memory selftest schema.

generator, and this data are sent to the addresses determined by the address generator. On the selected address, either a log 0 or a log 1 datam is written into a remore cell, then the rend datum is compared with the write datum obtained directly from the pattern generator. The operation of the pattern generator, the comparison of write and read data, and the trunsfer between the memory and the buffers are timed so that they do not interfere with the normal memory contains.

Memory stif-sets detect the errors and indicate the addresses of the errors, but yer to information whether the error in a soft or a hard-one, more than the control of the errors, but yer to information whether the error, interpretate of the error, interpretate errors on the provided by a densition making circuit, which may again to except interpretation of spreprints existent on the provided by a densition making insufficient error interpretation of errors and errors and errors. In the control of the errors and errors are included to all provided passes, of provided passes and errors are included to all provided passes and errors are included as a proposed passes and errors and instruments and descriptions of the errors and instruments are included as a proposed passes and errors and instruments are included as a proposed passes and errors and instruments are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed passes and a proposed passes are included as a proposed pas



Figure 5.58. Intelligent decision making structure

methods. The rule base for repeir and correction contains the criteria and magnitude regions necessary to decide which method, fault-repair or ECC. magnitude regions necessary to decide which method, susti-repair or ECC, in which one of the circuits are to be applied. The information collector is applied to provide updated information of read, write and addressing operation and errors for the centred circuits. The operation and repair control associates the obtained data with the knowledge base, evaluates the associated data by means of the rules, compares options and decides and generates control signals for the subcircuits of the memory. The eventual generates commo signate for the automotion of the analysty. The oversities decision by carried out fault-renair circuits. See accounter CMOS memories may steply ECC and fault-renair circuits. ECC circuits can correct certain may apply a co. and mun-repair enterms. In consum our control of our cores and error patterns (Section 5.7), but do not eliminate the reason of the errors. Therefore, the appearance of too many errors or of error patterns which are undetectable by the code, may overburden the errorcorrecting capabilities of the applied code.

To prevent an overload in error-correcting expellities of a code, a certain unasher of the error-causing faints headil periodically be repaired. In CMOS most operating faints headil periodically be repaired. In CMOS most operating should be compared to faint and content some operating should be compared to the content some operating should be common to the working parts of the memory chip. A periodic maintenance of memory operations determine these faults which are necessary and can be regained, executes the repair of certain faulty elements, and rewrites the correct data to those memory cells which contain soft curve. Usually an initial finalt renair and error purging after fabrication is used to improve the yield (Section 5.4), and periodic maintenance procedures during operation are performed to increase the reliability (Section 5.1) of the memory.

To CMOS memories the on-chip implementation of both ECC and fault-repair circuits seems to be overly complex and inefficient in layout designs Both the complexity and layout area may be reduced, however, by limiting the capability of the error correction and fault repair to a few dominant type of errors and faults, and by using clip-external test-pattern generation, address generation, timing and buffer memories. By these compromises the increase in memory area, access and cycle time, and power designation can be kept low, e.g., between 4% and 11%, in designs of large bit-canacity memories

Radiation Effects and Circuit Hardening

The advent of extraterrestrial space utilization, and the requirements to operate many advanced military and some commercial systems in radioactive environments, brought the radiation hardening of remiconductor interested circuits to the majustream of the technological developments. Among the various CMOS integrated circuit types, the CMOS memory circuits manifest the highest susceptibility to the effects of radioactive radiation events and, usually, their hardness limits the applicability of the system in radiation environments. To improve the radiation hundress of CMOS memories special processing, device and circuit techniques can be used. This final chapter introduces those radiation effects on CMOS-hulk and CMOS SOI (SOS) transister devices and circuits which are important to memory designs, and discloses the circuit and design techniques which may be annlied to enhance the radiation hardness of CMOS-bulk and CMOS SOI (SOS) memories. The presentation of CMOS SOI (SOS) supports both hardened and nonhardened designs and includes the effects of floating substrates, side- and back-channels, and diode-like nonlinear elements

- 6.1 Radiation Effects
- 6.2 Radiation Hardening
- 6.3 Designing Memories in CMOS SOI (SOS)

6.1 RADIATION EFFECTS

6.1.1 Radiation Environments

In correct convocates, teach as the spece, high associphent diffused, and confirm component confirm reputations, perfect scorlecture, collisions, and matters prover plants. CMGS memories may be exposed to intriling nations of energies that the confirmation of energies that improduce and pole-tone, besides graduations effect the several pole of the confirmation of

The effects of nuclear looking militions in MOS devices and cleanly have been compensatively analyzed in the literature, e.g. (61), but very small amount of information have been disclosed about circuit schonleighcul approaches to improve the radiation sensitivity of CMOS integrand circuit, and specifically, of CMOS memory devices. This chapter briefly describes the radiation effects on CMOS devices and focuses on the main aspects of radiation handening of CMOS memories by circuit technologietal approaches.

A memory operating in radiation environments may have to cope with the effects of (1) permanent ionization due to environmental radiacutive radiation, (2) transientionization caused by short-public environmental adiation events, (3) semicondustre filestiento induced ionizing radiations, (4) notured futures in our environments and (3) combined radiation events. One specific single-event phenomenon, the charged stornic particle impact, it detailed previously (Sector S.3), because it occurs in both staningest, it detailed previously (Sector S.3), because it course in both stan-

events. One specific single-event phenomenon, the charged atomic particle impact, is detailed previously (Section 5.3), because it occurs in both standard and radiation environments.

In general, ionizing radiation occurates mobile electrons and holes in

both the insulator and the silucon substrate and in some other materials of CMOS devices and, by that, causes a variety of errors and faults in CMOS memories. The characteristics of these radiation induced errors and faults must be known prior to the start of the design work, because the design has to incorporate specific circuit techniques for radiation hardening.

6.1.2 Permanent Ionization Total-Dose Effects

Exposure of CMSs memories to reducative multion results in perminent and accountive departheties in their constitutes MSS resistor devices und, in taxs, in memory characteristics. The rate of the departheties in MSS descendenteration is a factor of the absorbed tool door at miscontine and the first of poor relation extracting until in a many contractive and the first of poor relation extracting until in a many contractive and the first of poor relation extracting until in a many contractive and the first of poor relation extractive under the contractive and the first of poor and the charges in the first, morns, of a contractive contractive and the first of SSs, and changes in the first of MSS across characteristics option at the volume of the first option of the circumstant of the contractive and the contractive and the blass of the circumstant consideration than the circumstant of the circu

Profused total-door induced changes appear to the frenched voltage (Figure 6.) due to the manufant blask-spec of price changes in the general case and the total temperature of the control of the contro




Figure 6.1. Threshold voltage variations as functions of radiation total dose and voltage bias. (After [412].) to induced interface trans between the oxide and

Radiation inhood instructure to proven the cooks and senticondute or decrease the slope of the subhershood curvelying characteristic and finenses substantially considerable and finenses substantial and logical and finenses substantially considerable and finenses of considerable and finenses of CARSS from the CARS and the considerable and the conclusion from the considerable and the considerable and the CARSS 501 and Societies the radiations and wome the trendshold usgon and increase the substantial courses in the promise size and busitions of the considerable and the contract of the contract of the contraction of the contract of the contraction of the contract of the contract of the contract of the contraction in the contract of the contract






Figure 6.2. Subthreshold drain-source currents versus gate voltage and radiation total deac. (After [64].)

Designs for operation in total dose environments also have to take in account substantial decrease in the mobility of carriers µ in the channels of MOS transistors (Figure 6.3) which decrease is also correlated with the buildup of radiation induced interface traps [65].

Radiation total door, furthermore, interestes junction, leakage, currons, in municine-to-mainties leakage current, and the transitient's sensitient's better desirable affects. Movement, in the transitient's sensitivity to be carried and the control of the control of the control of the devices and, summers, institupin its higher instrumes indexent in CAGS implementation. Degradations and demages in CAGS devices may partly or of radiation benefits; including in processing, amount of medical processing, including the control of radiation benefits; including in processing, amount of mediges may require either transition in packing density, speed and power professionates, or the designs may result in memory creation wholen antifametion in





Figure 6.3. Electron mobility degradations at increasing interface-trap density. (After (65].)

Appropriate memory fabrication techniques have to minimize the

ball-sep of onlike-troped charges at high describes thereford in borr times, and of the interferent-people charges in the documents mobile from the contract charge days experience times. As an automose of the fabrication terchique, the total-leve theorigine counted spread of design parameters, e.g., the total-new theorigin counted spread of design parameters, e.g., the front counters of the contract counters of the contract counters of the contract counters of the counters

Careful circuit design may reduce the probability of oxide and junction brenkdowns, protective device failures and latchups by application of specific guidelines provided by the processing technology. Because the analysis of damage mechanism and the guideline development are process technological tasks, nonspecific to memories, and well described in the literature [66]; the avoidance of breakdowns, protection failures and latchups are not discussed in this work.

To accommodate money designs, the radiation induced variation in the internity dividence and longest current are regularly voliced by the emergence of radiation hashroad CAMO-Badt, CAMO SOI, and CAMO SOI processes [67] Depositing in the processing tectology, present factors, external conjunction of a radiation form of the radiation parameter volume. These parameter changes are volumed presented in the resource volume of the r

6.1.3 Transient Ionization Dose-Rate Effects

Transient jostization can be caused by both cosmic particle impacts and short-pulse high-dese-rate nuclear radiation events, and conventionally caused in caused as a superpartners, and conventionally events can occur correct source data into the meanory cells and periphenal crucials locally while doors data into the meanory cells and periphenal crucials for the convention of the conventi

The failure mechanisms and error analyses, and the circuit technologies to tolerate the effects of cosmic and package-emitted particle impacts on memory circuits, are detailed previously (Section 5.3).

gies to obtrate the effects of cosmic and postsuge-emitted particle impacts on memory circuiss, are detailed previously (Section 5.3). Short-pulse high-dose rate events affect the memory by generating large temperary photocurrents and shifts in MOS device parameters, and

large temporary photocurrents and suffix in ottos device parameters, and also by causing permanent damages in device material and lackings After some recovery time, the photocurrents and the device parameters return approximately to their predictabance values. Nevertheless the disturbance can cause a local loss of information in CIMOS SOI (IGOS) memories, and obeled data sermilline in CIMOS-balk memories, Local information and the contraction of the contraction o

CHOC Manner Charles

appear across each semiconductor junction in the clients, but on those source-nodes of MOS devices which are connected to a power supply pole the photocurrents have insignificant effects on circuit operations; (Figure 6-4). Photocurrent simulations show that in a full-complementary storage cell fabricated on nine epituarial silicon substrate the well-photocurrent [69] is much larger than the other photocurrents in the cell (Figure 6.5).





Figure 6.5. Well photocurrents in a 6-transistor CMOS memory cell. (Source [69].)

At low levels of expected photocorrents the information loss can be worlden by the use of state-electrons emergy cells (Recine) a 923. However, beyond some specific dose rate, e.g., 10⁴ 10⁸ rate (Si)sies, between the season of the seaso

Operation during high-level transients events in usually immerciscopy, because an external radiation detector may disconnect the memory from the system for the time of the exposure and recovery. An exposure to high doose-steet, however, may recall in such thermodynamical stress that faint interconnects open or short, breaks loose bond wires, burns out semiconductor junctions and destroys other circuit components.

6.1.4 Fabrication-Induced Radiations and Neutron Fluence Fabrication of CMOS memories may involve the use of very energetic

reactions of CANAS intended may income the use of very energistic charged particles and photons introduced by electron-beam and X-ray lithographics, reactive ton, plasma and spotter exhiting, ion implicatations, electron-guar deposition, and other radiations tochiques. While these techniques satisfy stringent requirements in control of dimensional and material characterisists, they can also cause radiation damages to the memory circuits while being fabrication.

The two most common efforts of Indication by radiation tendings are the building of privine charges in the oxides and the interests in the interface traps. The charge building in the oxide and the interests in the interface traps. The charge building in the resident manifold, and the interface arrange the interface or though a charge traps. The interface traps are the charge traps are the interface traps are the charge to the charge traps are the charge to the charge

478 CMOS Memory Circuits


The effects of neutron radiation in CMOS memory circuits, up to a fluence of 10¹⁵/cm², are generally insignificant. Neutron fluence, however, degrades the lifetime of electrons and holes and, thereby, can essay failures in blooker elements and ejecuits.

6.1.5 Combined Radiation Effects

A division of radiation-effect analysis into the areas of total dosingle events, dose-rats, fabrication-induced and neutron-flowce pelosed is arbitrary. In reality, the effects of the various radiation types are combined, because each of the radiation episodes leave an imprist in the memory and the radiation events join each to the other in certain extreme environments.

Typically, a seeliles that applies momenties may be affected by maintain seal and one [11] in the Vn. Allen hist, by coming partial impacts [612] acting criticing in sepace, and to transiest architect [612] at an eventable nother conductor. The relation to 100 seel for discussion the process of the contract for the contract to relation testing to the contract contract marginal relation 3.12 and 3.13 and, in turn, the decreased margine famile the memory critical mass managed has committed particles in partial seasons of the contract contract to the cont

The coccept of combined phonomena may be externined through the feltiest of an experimental rimination with a ningle monomergence, homogeneous beam. Experiments with proton and electron beams above the proton images created phone degrade the data-sport freedoids in Ir. [614] Gigues 6.60; Short proton beam impoless, which deliver about 10; protons can appear the data stored in fourthermatories overcities of FIZE memory cells. Nevertheless, full complementary CMOS internations of moreovy tests show much loss assessible by discressionation of cases, CMOS 6T cells can recover much faster than the mean-time-between-events MTBE in a proton-radiation environment.



versus pulse lengths of proton and electron beams, (After [614].)

Combined radiation events readily result in latchure and antaback.

Confided radiation events resulty result in Instalays and anaphetic. Continued in this pile is a Confidence of Confidence when the prop and pure training in the Confidence of Confide



Figure 6.7. Current-voltage characteristics of a lateirun ensitive CMOS structure. (After [616].) an isolated well of the memory to permanent low-resistance conditions

[617]. In a snanback phenomenon [618] the avalanche voltage V_a is lowered

into the operating region of an n-channel MOS device characteristics (Figure 68) without any latchup effects. Unlike latchup, no positive feedback loco exist to make the suspeed back situation persuspent [619]. Thus a snapback state can be reversed, e.g., by bringing the drain-source voltage to zero

By process technological approaches both the radiation induced latchup and snapback phenomens can be controlled, and the design has to assume a latchup and anaphack free operation in the memory circuits



Figure 6.8. Current-voltage characteristics of a snaphuck-sensitive CMOS structure. (After [618].)

6.2 RADIATION HARDENING

6.2.1 Requirements and Hardening Methods

Radiation backeting is the implamentation of those of circuit-design and processing recipitages within that as circuit also to open for stravive in a particular, or in a combination of ionizing raduation environment, the space and other nomilitary determines, name arbitrarily, named to hardened, radiation tolerant and commercial grade memory closics are differentiated to benefits of the commercial grade memory closics are and the radiation reviewments in which the memory is olde to opened and the radiation environments in which the memory is olde to opened and the radiation environments in which the memory is olde to opened and the radiation environments in which the memory is olde to opened and the radiation of the recommendation of the commercial and are also as the recommendation of the commercial and the comtent of the commercial and the commercial a

Applications	Radiation Hardened	Radiatio	n Tolcrant	Commercial Grade
Design for Radiotion Environments	Specifie	Specific	Neespecific	Nonspecific
Process for Radiation Environments	Specific	Nonspecific	Specific	Nonspecific
Total Dose [krad(Si)]	>200	10	-200	<10
Threshold LET [MeV/mg/cm ²]	>80	50	N-10	٥
SEU Error Rate (errors/bit/day)	<10-10	10-10-10-5		>10-5

Table 6.1. Radiation hardened, tolerant and commercial grade memory characteristics.

of atomic particle impacts, but also in dose rate, posterior fluence and, eventually, no specific other parameters which relate to combined radioactive central (Table 6-2). Owin parameters, i.e., single-even-post (ESIU), single-even-error-rate (ESIR), breehold linear-energy-transfer (LET), exsigned and the single-even-requirements to reliable opernation in radiation environments and, together with all the other requirities, inclinate whether and what moreific heatman technique theather land by to seed.

indicate whether and what specific hardening technique should be used.

Some degree of radiation hardness in inherent to all CMOS memory circuits, but many applications in radiation environments call for the addition of specific hardening techniques in either or in both processing and circuit design techniques. This, CMOS memories which can operate the design of the processing the decircuit design techniques. This, CMOS memories which can operate the design of the processing the decircuit design techniques. This, CMOS memories which can operate the design of the processing the decircuit design techniques. This, CMOS memories which can operate the design of the processing the decircuit design of the design o

in radiation hardened environments may be obtained by the use of four general methods:

(1) Radiation tests and screening of commercial-off-the-shelf (COTS) available memories.

(2) Process technological radiation hardening.

(3) Circuit technological radiation hardening,

(4) Combined process and circuit technological radiation hard

Military Radiation Hardness			
Ocsign	Radiation Hard		
Processing	Redistion Hard		
Total Dose	>1 Mrad		
Dose Rate	>10 ⁹ rad(Si)/sec		
Neutron Fluence	>10 ^{1.5} neutron/om ²		
SEU Error Rate	<10-12 errors/bit/day		
Threshold LET	>150 McV/mg/cm ²		

The application of COTS curcuits in radiation environments spurred the development and use of sophisticated test and screening techniques 16201. Wide range of tests have shown that the down-scaling of feature sizes in CMOS fabrication technology increases the amount of total radiation does at which CMOS memories still can work. This improve-ment in radiation hardness is attributed mainly to the reduction in gateoxide thickness and, in turn, to the decreased radiation induced threshold voltage variations. Although with down-scaling field-threshold voltages decrease and the effects of parasitic capacitances increase, the resulting augmentation in leakage currents and crosstallt-signals can reasonably be controlled by processing unprovements.

484 CMOS Memory Circuits

Radiation hardened CMOS processing techniques [621] are vitally important to keep radiation induced threshold voltage fluctuations, leakage currents, gain-factor degradations, crosstalk-signals and other parameter variations in small magnitudes, and to avoid radiation caused field-threshold voltage lowerings, latchups, rnaphacks, thermo-electric and thermo-mechanic breakdowns, and other harmful effects. Furthermore, the effects of incident atomic particles and transient dese-rate phenomena on memory reliability, can be greatly reduced by the application of a hardened CMOS SOI or SOS technology in place of a traditional CMOS halk technology. Radiation hardening of CMOS processings has emerged as a significant and elaborated area of semiconductor fabrication, and it has evolved as a driving force to SOI and SOS process developments.

Process hardening often involves (1) the development of high-quality very
thin channel-oxides to reduce transistor threshold voltage variations,
(2) deping profile oceatrol for transistor and field-directhold voltage (a) who adjustments and for leakage current minimization, (3) low temperature fabrication for better parameter control and for decrease of process-caused damages, (4) a variety of annealing techniques to decrease parameter specials and to improve device reliability, and (5) other technological special and to linguist service remainly, and (3) once tourscongular methods. Additionally, SOI and SOS processing techniques provide very small active device area and allow for full-oxide isolations among transistors and wirings. Moreover, the formation of transistors in SOI and SOS technologies do not require the use of p- and n-wells; and the lack of wells reduces the path-lengths of incident atomic particles in silinon, and decrease the probability of local latchups which may be caused by high-energy transient radiations.

Redistion based-using through circuit design technopus [622] cross activated with all size files or commondate to total amounts of parameter variations resulting from the effects of various realisorative events and from experiments. A comparation of the control of the of the contro




Figure 6.9. Threshold voltage ranges for hardened and nonhardened designs. (Source (622).)

noise margin. Robotci margine no abilital margin-masse decrease adlimit the levels of roll done so-shall be recommod sold to oppose, and sold to oppose, and sold to the sold to the roll of the roll of the property of the sold to the roll of the roll of the roll of the roll of the and does not try on a limited a tablest can be a long to the roll of the roll of the hardest can be a long to the roll of the roll of the roll of the roll of the principal depth of the roll of the trace and in the place and the roll of the roll of the roll of the roll of the trace and the roll of t

488 CMOS Memory Circuits

limitation and (f) parameter tracking, and eventual other radiation hardening mouseurs for minigation of the efficient for function radiations and attention particles impacts the use of (1) state-stemions memory cells (Section S.3.), and (2,000 NS 00) (6550) more and effected tracking the effected of the peripheral layer densits also need improved modellin intensiva, aligns see what slagge the equation characteristic metallician hardening large with what slagge the equation of the medical intensivation of a proposed contraction of the effective state of the effective

Because processing techniques are not subjects of his book, and the properties of filled complementary digital logic circuits are widely published, the following socions focus on the radiation hardening of same circuits and memory offic, neviews the administ hardening exhibition than the continuence of the circuits and memory office and the continuence of the continuence

6.2.2 Self-Compensation and Voltage Limitation in Sense Circuits

The sense circuit has, bistorically, been the nost susceptible namely circuit to bethe uniform and nonuniform parenter chapets, and, buy, is the effectes of adiocutive armidiation. Memories, which have to operate in cardiation between conferencess, use symmetric differential suppliers (Sections 2.5.2.3) to sense date generated by inde-complications; which is considered to the conference of the conference

caused mainly by the calarged subthreshold drain-source and device-todevice parasitic currents, and the charge transfer increase is an effect of




Figure 6.10. Operation margin degradations in an SRAM sense circul with p-channel memory-cell access devices. (Source [623].)

variations in MOS expectances. To reduce the radiation sensitivity of CMOS symmetrical differential sense amplifiers, self-compensation and voltace-base limitation can be used in the sense circuit.

Imbalances in a symmetrical sense circuit appear as sense amplifier offsets. Thus, all of the offset reduction scheniques (Section 3.5) can also be applied for radiation burdening of sense amplifiers. Radiation intuned parameter changes can most effectively be compensated by negative feedback, sample-and-feedback and by other sense amplifiers which have inherent offset compensated on speaking the continent of the compensated on the compensated by negative feedback, sample-and-feedback and by other sense amplifiers which have inherent offset compensation capability.



Figure 6.11. Negative feedbacks in sense amplifier for offset reduction.

Radiation Effects and Circuit Hardeni

From the variety of sense amplifiers which use negative feedback for offset reduction (Section 3.5) the most suitable ones for radiation hardening are those in which the constituent MOS devices function under small bias voltages (Figure 6.11), At small drain-source, drain-gate and source-gate voltage differences, namely, the radiation induced parameter changes are significantly reduced. In these amplifiers voltage biases are reduced because (1) the drain-source and gate-source voltage drops on the individual MOS transistors are fractions of the supply voltage. (2) the signal amplitudes on the gates of the input and output transistors are small, and (3) the clock-imputs amplitudes may also be small. Because of the small output signal amplitudes those feedback circuits are applied often as smail output signal amplitudes these rectifies circums are applied or tent as presents amplifiers and followed by a low-massistivity large-eignal sense amplifier. The susceptibility of these differential sense amplifiers to parameter variations may greatly be decreased by the application of negative feedback (Section 3.5.4). Negative feedback in the pre-sense amplifiers are provided by resistors R1-R4 or transistor devices MPS, MP6, MN7, and MN8. These feedback devices must be designed so that the negative feedback effectively compensates certain limited offset, but the circuit remains still canable to amplify the signal that is generated by the spatially most remote cell to an acceptable amplitude to the follow-up amplifier.

A suspic-and-footback amplifier (Figure 6.72) we vanishly free from the tacked freewest either activation and suppression footback to its test test footback to the suppression footback to its suspice visions from the production plant of histories are the accuracy of the production of the production

feedback amplifier designs may also use voltage limitations in the amplitudes of the input and output signals.




Figure 6.12. A sample and foodback sense amplifier. (After [538].)

Voltage amplification contained with negative feedback or sampleand-feedback have proved to be adoquate to satisfy many radiation and ending requirements. Beyond the usual requirements in combining high packing density, operational speed and radiation bancherss, the use of unrest sense samplifiers, with inherent capabilities for imbalance compensation (e.g., Section 3.4.4, becomes inscretaingly attractive.

6.2.3 Parameter Tracking in Reference Circuits

Parameter tracking is the capability of a circuit to adjust its operating region in accordance to changes an one or more MOS device parameters. A tracking of the average change of threshold voltages in the access devices of the memory cells can considerably improve the radiation hardness of a memory by making the precharge voltage a function of the total dose in sense circuits (Figure 6.13).



threshold voltage variations.

In sease circuits, to which the prechange voltage V_m is provided by a division of the supply voltage (Sections 3.1.3.7 and 4.2.2) and V_m does not track threshold voltage changes, the variation range of the prechange voltage i.e.

$$\Delta V_{m} \approx \rho_{d}(V_{mn} - V_{sx}) \pm \Delta \rho_{d}(V_{mn} - V_{sx}) ,$$

as determined by the division factor ρ_0 that has very links fluctuation h_0 as the total dense theories changes, and h_0 follows the variations of the supply potential difference $(V_{q^{\prime}}, V_{q^{\prime}})$ is missingly the division of $(V_{q^{\prime}}, V_{q^{\prime}})$ is implemented in nonharmed ediagons as a resistive or experience circuit to provide a stable $V_{q^{\prime}}$ flux is minimally influenced by device circuit to provide a stable $V_{q^{\prime}}$ flux is minimally influenced by device parameter changes, is none circuit, this stability of $V_{q^{\prime}}$ may lead to dimunital decrease of the θ of 1 operating margin at low radiative doctor, and the experimental contraction of the $V_{q^{\prime}}$ flux is the contraction of the $V_{q^{\prime}}$ flux in the contraction of $V_{q^{\prime}}$ flux is minimally included in the contraction of $V_{q^{\prime}}$ flux in the contraction of $V_{q^{\prime}}$ flux is $V_{q^{\prime}}$ for $V_{q^{\prime}}$ flux in the contraction of $V_{q^{\prime}}$ flux is $V_{q^{\prime}}$ for $V_{q^{\prime}}$ flux in the contraction of $V_{q^{\prime}}$ flux is $V_{q^{\prime}}$ for $V_{q^{\prime}}$ flux in the contraction of $V_{q^{\prime}}$ flux is a similar to $V_{q^{\prime}}$ for $V_{q^{\prime}}$ flux in $V_{q^{\prime}}$ flux is a similar to $V_{q^{\prime}}$ flux in $V_{q^{\prime}}$ flux in $V_{q^{\prime}}$ flux is a similar to $V_{q^{\prime}}$ flux in $V_{q^{\prime}}$ flux

Precharge voltage can also be obtained by deducting one or more threshold voltage V₊ from the supply potential (Section 4.2.2). In this case, the precharge voltage and its range follow the threshold voltage variations

$$\Delta V_{TR} \approx (V_{DD} - V_{SS}) - |V_T| \pm \Delta V_T$$
.

Since threshold voltage variations $\Delta V_{\pi^{*}}$ s are greatly radiation dependent, $V_{\pi_{\pi}}$ can be designed to track the radiation induced changes in $V_{\pi_{\pi}}$ so that the decrease in operating margins at increasing doses is markedly less than that provided by divider circuits.

For the aljustment of opening images the court voltage of a promoting general continuity ($N_{\rm p}$) Given 6.1% holds follow approximately the malitative behinded voltage and the decided of the experimental continuity of the malitative behinded voltage of the continuity of the con

 $V_{_{\mathrm{PR}}} = v(t_{_{\mathrm{H}}}) = (V_{_{\mathrm{HD}}} - V_{_{\mathrm{SS}}}) R_{_{\mathrm{P}}} / (R_{_{\mathrm{S}}} + R_{_{\mathrm{S}}} + r_{_{\mathrm{HS}}}) - V_{_{\mathrm{PR}}} (V_{_{\mathrm{HS}}})$

occurs. Hern, R, and R, are the voltage-divider resistances, I_n is the damsource resizance of MNA, V_n, is the no-based threshold voltage and V_n, is the backgate bias of MNI. Since the bias of MNI mimics the worst case bias of the access devices of memory colls, the output rodge of the generator and the preclurage voltage follow the west-case radiationmixed changes in the threshold voltage. Similar tracking of threshold voltage changes can be designed to enhance the operating margins of colling changes can be designed to enhance the operating margins of solit feeding A.2. So that the polarization access devices to the memorycultif feeding A.2.




Figure 6.14. Threshold-voltage-tracking peecharge generator circuit

8 2 4 State Retention in Memory Cells

For the design of radiation hardened memories the choices are the fullcomplementary static six-ternsister of I types of memory calls (Section 24). These of memory cells can tolerate the largest amount of device parameter changes, and provide the largest operating and noise amagins among all types of memory cells when neglicid in arrays. Pathermore,

their application in memories is composible with fast write and read operations, they retain data despite the appearance of high perturbing currents, their sizes are acceptably small and they are readily available from mainline nonbardened memory designs.

Total does haviness of a large memory cell starty may be extended by using p-channel some devises in the off smoorcy cell (Figure 6:15). When related, therebodd voltages in p-channel devices total to be more regarded and the contrary bits confidence, white a-channel threshold voltages may because decreases, the subclerebold collection of the contrary bits confidence on the contrary bits confidence on the contrary bits contrary to the contrary bits contrary to the contrary of the contrary of the summary cell (Section 3.1). The obscess of substruction to the summary cell (Section 3.1). The obscess of substruction contrary contrary operation government of the contrary contrary operations are most how as the sum of p-channel may be contrary contrary operations are most how as the sum of p-channel contrary contrary operations are most how as the sum of p-channel contrary operation operations are most how as the sum of p-channel contrary operations are most how as the sum of p-channel contrary operations are contrary operations.




Figure 6.15. RC elements and p-channel access devices in a six-transistor state-retention memory cell.

Dose-use and atomic particle-impact cannot data been or returnibling may be reduced or molecularly perspiring an additional exactive C and two restrictors. It to the 61' accessory of Dection 5.3.3, For C the discission of the perspiring and persp

Transfort radiation burdens may be aggressived by flicitoring the amountsy also comboned. Conducted of Transfortation memory and somewhole (Conducted of Transfortation memory and somewhole (Conducted of Transfortation memory and some and the Conducted Cond

State retention in memory devices may be provided also by the application of circuit elements other than capacitors and retistors, e.g., by EFROM, EEFROM, e.e., compensation These electrically programmable compensates are indicated sensitive. Radiation hard, however, are the FRAM (Section 2.2-4.2) compensates, which have great potentials for use in future radiation hardened memory devices.

6.2.5 Self-Adjusting Logic Gates

In CMOS memories the full-complementary static peripheral digital circuits, usually, do not require specific circuit techniques for the increase

of radiation hardness, because they are less sensitive to total done effects than the sense circuits, because they do not have to not chain during radiation events, and because they do not require to operate during radiation events, and because they do not require to operate during transient ofton-rate episodes. Nevertheless, when operating at high total dones, their input-output voltage characteristics may be modified and their more received to the contraction of the contraction of



Figure 6.16. Pre- and postradiation input-output characteristics of a CMOS invertor.

This radiation induced noise margin reduction can be compensated. The compensation does not have to retain the circuit's perandiation transfer curve, but it should keep the noise margins larger than a predstermined extent through the entire total dose region in which the memory should operate.

In populated signite circuits of memories, a single resistor. It or continued notices MOs in a sided to an inverse or slope gate (Figure 6.7) may be unfinished to consente the orion-sensigis modifying effects of the continued of the continued




Figure 6.17. Counteracting radiation-induced shifts in imput-output characteristics of inverters and logic gates.

More complex circuit variations for input-output characteristics and notice margin adjustment, e.g., requiring three additional transitions per logic gaze giots radiation tracking AV*, and percentation V, generators (Pigure 6.18) [624] may also be considered. In this circuit, a compensation in posteralization input-output voltage characteristics and in noise margins



Figure 6.18. Noise margin adjustment in an inverter, (After [624].)

can be provided, if the gain-factor ratio $\beta_4\beta_3=4$. The desirability of this ratio may be substantiated by the equation of the currents through device MN3 and MN4 when A is a $\log \theta$:

$$\frac{1}{2}\beta_{1}(2V_{o} - V_{T} - V_{X} - V_{T}^{'}) = \frac{1}{2}\beta_{4}(V_{o} - \Delta V_{T} - V_{T}^{'}) ,$$

where β, and β, are the guise-factors of MN3 and MN4, V₀ is the gate voltage, V₁ is the voltage on node X, and potentiation threshold voltage. V₂ is assumed to be approximately the same for MN3 and MN4. Because in radiation environments V₂ × A, V₂ × and R₂ + Muse propositions. proradiation V_{\pm} is difficult to maintain, the effectiveness of this circuit is very limited in improving radiation hardness

6.2.6 Global Fault-Tolerance for Radiation Hardening

Radiation hardness of CMOS memories can greatly be enhanced by designing fault-tolerant features globally in the memory obigs. In radiation hardness memories fault-tolerance is neltieved by either one or by the combination of the following approaches:

- (1) Error control coding.
- (2) Fault repair, (3) Fault masking.
- Error control coding (Section 5.7) is used to detect and correct many of

- Two to four error correcting Hamming codes,
- Burst correcting Berger codes.

Implementations of other codes which provide higher performance, e.g., Reed-Solomon, Viterbi codes, require such excessive layout areas that their cu-chip applications appear to be uneconcented beyond about 0.2mm reacessing feature states.

First repair techniques (Section 5.6) replace the permanently darauged rows, columns and clusters of memory cells by operating circuits. Replacements of faulty circuits are unally applied to avoid the overtum of the capolitities of an error correcting code and to repair origins of cervor which are uncorrectable by codes. The most successful repair techniques are implementation of the association are armonach (Section 5.44).

Fault marking (Section 5.6.5) is a convenient approach to improve the reliability of the peripheral carents beyond the reliability of the memory cold array, and to render the control circuits, which provide fault-tolerance, intensitive to their own fault. For fault-masking the triplicate majority logic is the nearly extensive choice, but far repair of the input and output buffers deplications seems to be the mentical aeromed.




Figure 6.19. Architecture of a radiation hurdened CMOS static memory. (Source [625].)

The combination of all approaches fault-tolerance, hardened subcircuits and hardened processing is required to provide a high level of radiation hardness in memories. A heavily radiation hardened memory architecture (Figure 6.19) [625] comprises a main memory cell array, a spare memory cell array, duplicated error control coding ECC and ECCR, duplicated output circuit OUT and OUTR, a control circuit of remains for yield improvement REP, a control circuit to provide associative iterative reneir for reliability increase AIR, built in test generator and control circuit TEST and other circuits. In this memory, all circuits except the memory cell arrays and except the output buffers, are implemented in triplicated majority-voting logic circuits. In spite of circuit triplications and duplications and the accommodation of fault tolerance and self-test, the peripheral circuits take only about 4%, while the spare memory occupies approximately 7% of the memory chip. This memory architecture is developed for applications in military satellites.

6.3 DESIGNING MEMORIES IN CMOS SOI (SOS)

6.3.1 Basic Considerations

6311 Devines

CMOS SOI (SOS) processing and device technologies are the most widely used derivatives of the basic CMOS-bulk technology. In addition to improved miliation hardness the feature sizes of CMOS SOI (SOS) transistor devices are readily scalable to well below 0.1µm, while a feature size of 0.12um seems to be the lower practical limit for the down-scaling of CMOS-bulk transistor devices. This amenability of CMOS SOI (SOS) transistors to down-scaling greatly increases the future potentials of CMOS SOI (SOS) technology applications not only in radiation hardening, but also in general integrated circuit processing and manufacturing. In some aspects. CMOS SOI (SOS) processing and device technologies deviate from CMOS-bulk technologies, and the deviations effect the charactivistics of both the active and massive circuit elements. In circuit designs, the structures and properties of the elements which are effected by the use of nonstandard CMOS technologies, must be taken into consideration

The technology that implements complementary metal oxide untrobothosis (OMS) massioner devotes in semiconductive sillicon control oxide (OMS) massioner devotes in semiconductive sillicon (OMS) extract the final Conference of the Conference of the




Figure 6.20. Cross-sectional views of an n-channel transistor fabricated with SOI (a) and SOS (b) technologies.

substrate results allows for creation of exide isolation among the semiconductor MOSPETs and other devices. In CMOS SOS, the device-to-isolation in CMOS SOS (Figure 6-30b) is provided by the supplier substrate and by the osside developed on the surfaces of the semiconductor islands.

In semiconductor islands the CMOS transistors can be implemented to operate in a variety of modes, e.g., in partially depleted (FD), fully de-pleted (FD), dynamic threshold (DT), and other operation modes, which allow to meet diverse technical requirements. In a PD device, the electric above to more diverse securities requirements. In a PD device, as event, and the field of gate depletes the silicon body only to a depth that is less than the thickness of the silicon film. Because of the limited depth of the depletion region PD devices operate similarly to traditional bulk devices. Thus, for memory designs with PD devices, the circuit and design techniques of the mainline CMOS-bulk technologies can be adopted. Although CMOS-bulk transistor models have to be somewhat modified, mainline design tools and methods are also applicable to PD CMOS SOI (SOS) memory cells PD devices combine high drain-source currents and radiation hardness, PD devices combine high drain-source currents and radiation hardness, and make possible to produce high-performance memory devices which can operate in severe environments. In FD devices the total depletion charge, including front, back and lateral depletion charges, exceeds the possible depletion charge in the silicon body. The total depletion results in low subthreshold leakage currents and large dmin-source resistances in the saturation region. Low leakage currents are important for the operation of the access transistors in memory cell arrays (Section 3.1.3.3), and to achieve low standby power dissipations, while high resistances in the setteration regions facilitate high gains in sense amplifiers (Sections 3.3, 3.4 and 3.6) and in analog devices (e.g., Section 3.3.6.4). In DT devices, the gate is connected to the body and, thereby, activate the parasific bipolar transistor. The operation of the bipolar transistor increases the current between the drain and source and reduces the threshold voltage of the CMOS SOI (SOS) device. The threshold voltage decreases due to forward biassing the body-source or the body-drain diode. Currents through the diodes contribute to the standby current, limit the number of memory cells coupled to a bitline, and increase sense amplifier offsets. Furthermore, the increased body potential may enlarge the diodes junction In CAGO SOS (CAGO) moreous relationing, the high contrast site or equilibilities of 170 doises, in her one-distribution dange currant and large currant and



Figure 6.21. Backgate (a) and boosting capacitor (b) implementations.

In the following, the CMOS SOI (SOS) transistors are understood to operate in the partially depleted mode unless the text designates the apparation mode of CMOS SOI (SOS) transistor device otherwise.

a Feeting

The interest in making CMOS SOI (SOS) memories has been spurred by the anticipation of significant improvements in (1) radiation hardness, (2) operational speeds, (3) power dissipation, and (4) packing density, in comparison to those provided by CMOS-bulk memories.

Radiation hardness density designs are CMOS SOI (SOS) technologies to greatly reduce the masher of single went errors and the

probability of Indrarge which may be caused by the impacts of loadings access particle, by transiend does rate events and by permanent notal-does containtion. Include loadings particles find much shorter charge collection paths 5- and produce much lover single event error rates in CMOS 301 (SO3) than in CMOS-201. designs, Taking the sensitive regions as parallelepipots, then the approximate maximum \$ in a CMOS SOI (SOS) transitive is

$$\hat{S}\approx [(W{+}2d)^2+d^2+t_s]^{\alpha \alpha}$$

while that in a CMOS-bulk transistor is

$$\hat{S}^1 \approx [(W+2d)^2 + d^2 + (L+2d)^2]^{60}$$

Here, W and L are the width and length of the transistor drain- or source-are, d is the depth of the depth on region, and \(\), is the delth cases of the semiconducer film. In practice, \(\lambda \cdot \cdot \cdot \lambda \delta \cdot \cdo

$$Q_a \approx (1+\beta^*)Q_i$$

where K is a constant, and LET is the linear energy transfer. To alter a datum in a memory cell LET = LET_C and $Q_d = Q_a$ required, where LET_C is

the critical LET, and $Q_{\rm c}$ is the critical equivalent charge. Applying the equation for Q the LET, may be given as

$$LET_{e} = \frac{1}{K} \frac{Q_{c}}{(1+\beta^{+})S} \ . \label{eq:energy}$$

The expression of LEI, bulleten had to be tap LEI, and it man, for high termotivy apartle the efficient of quicked most periticis. Page, small is not small price required. Some the charge collection points 4-s are significantly amalies in CoVS SQ LOGO) insenses than does in CAMCA. SQ LOGO prices with the contract of the relative contract the contract of the contra

The articipation of high people of a CMOS SOJ (SOS) measurery opentions in bound on the Ufficient of the entire sull parasitic transitions and field-expectations, and of the low efficient therefold voltages. Parasitic superstances in the CMOS SOJ (SOS) summanus are upon sensiti because the contract of the contract of the CMOS SOJ (SOS) and the contract the relativistic substant from the resolution. Field, Viginities, and because the relativistic substant from the resolution. Field, Viginities and the substant is understant and the silicon film adds to the discourse of briveness the currier arbitrates and the silicon from adds to the clustees with the coule between the sites and the insulative surface. CMOS SOJ (SOS) transitions, within the pixel of an illinois indeed have little transition of the silicon for the contract of the silicon field of the contract of the contract of the contract of the silicon field of the contract of the silicon field of the contract of the contr terabulat voltages. Low threshold voltages result in high effective garsoners voltages and in such high desin course, which we particularly important in output division. The control of the control of the property of the control of the control of the control of the annual particle operations. In reverse, the speed intensities giften of the annual particle operations and threshold voltage in output by the speedrabulant giften of the Institute plantament correctly control of the property of the control of the histories and other CAOS 500 (500) phenomen. Thus, the speed of CAOS-bold, moments. This speed gain endinged to licenses with decreasing instruments in the does published to licenses with where the histories of the control of the speed of the control of t

The expectation for low power commenções in CMOS 50 (GSO) indicated also by the mall particular construction and by the low efficient furnished vivilages. Small expectations used small energy to charge and discharge, and we reflective threshold vivilage and leaves the complying the company of the company

Device packing dessities in CMOS SOI (SOS) memories can significantly be higher than those in CMOS-hulk memories. CMOS SOI (SOS) circuit implementations, rample, do not need wells and well superations, and CMOS SOI (SOS) processing are very amenable to fabricate stacked device structures.

device Sentently, the uses of CMOS SOI (SOS) processing technology defiditestly results in high radiation bardness and packing density, but the articipated advantages in operational speed and power dissipation may not be significant cought to justify the higher production costs. CMOS SOI

(SOS) production costs are high, not only because of the expensive starting material, but also because the processing equipment, and the engineering and design tools deviate from the CMOS-bulk standards in a number of aspects.

Mctarcy circuits applied in CMOS SOI (8058) designs are nearly disential with done used in standard (KOS-balk technolysis; CMOS SOI (8058) memory designs, powerfulens, have to overcome the effects of the (1) floating solvettens, (2) sides and those-channels, and (d) disdes-like parasities elements and obten, whath should be taken in secount in the designs designs improvements in CMOS SOI (80S) processing technologies, e.g., [600].

Additionally, designs of certain CMOS SOI (SOS) circuits may be very complex due to the self-heating of the transistor devices on insulating substrates [631]. Unlike the standard CMOS transistor devices which are placed on a common semiconductor substrate in a chip, the individual CMOS SOI (SOS) translators are isolated dielectrically and thermodynamically from a common substrate and from their adjacent elements.

The small thermal-conductaese of the insulating material in the vicinity of a transistor device may allow for substratial temperature elevation when the transister operates at a high drain current. A temperature-change influences important device parameters, e.g., threshold voltage, gain factor, etc., which, in tern, vary the drain-current. Because of the fastor, etc., which, in zen, vary the desin-current. Because of the interdependancy between the distin-current and emperature, the operating temperature of manorous transitors devices should individually be activated. The comparations and mapping of devices interpretates or a calculated. For comparations and mapping of devices transported on the activation of the comparation of the comparation of the com-ception of the comparation of the comparation of the com-tention of the comparation of the comparation of the com-leting of termo-perceits structures and the combination of thermiconductors and thermal-shields with electric circuit elements. Nonetheless, in memory-internal circuits, i.e. memory cell arrays, serve circuits, decoders, input interface and perioberal logic circuits, the self-hearing effect causes only a small, e.g., 8°C, temperature raise. Thus, thermal effects may significantly influence the design of the output buffers and

6.3.2 Floating Substrate Effects

6.3.2.1 History Dependency, Kinks, and Passgate Leakages

Floating substrate, or floating body, means that the channel region of a

direct-current reference circuits, but may result only in insignificant timing

From a solution, or livelity loop, maint full the children's region of ℓ . The constraints and the children's region of ℓ is constraint as grown and ℓ in the children's power supply ℓ , we ℓ , we like the viring of the children's regions to ℓ in ℓ , where ℓ is ℓ is relative to the children's residual to the children's free sized children's regional regi

The binary or time dependent characteristic of $V_0(0)$ may be latter in sociously by the variation of the behaging the mas a function of time $V_{ab}(0)$ may be a function of time $V_{ab}(0)$ may be a function of time $V_{ab}(0)$ may be considered from $V_{ab}(0)$ in the $V_{ab}(0)$ may be considered from $V_{ab}(0)$ in the constraint of the constrai





Figure 6.22. Simulated backgate bias as a function of time in on n-channel SOI transistor variations, on the terminals of a CMOS SOI (SOS) transistor, change to

device-internal voltages and currents, which changes induce differing device-intrinsic charge and discharge times and differing eserier generation and recombination mechanisms. These differing events result in a hysteretic behavior in V_n[V_m(t)] when the device is controlled by an impulse that has symmetrical rise and fall transients. The hysteresis in V_v[V_{tri}(t)] affects the signal dolars at small control signal amplitudes V_vs. and at low supply voltages V₁₀₀-s significantly more than at large V₄-s and high $V_{CO}(s)$, because the awitching times are functions of the terms $V_c = V_T(V_{EO}(s))$ and $V_{CO} - V_T(V_{EO}(s))$, where $V_a = V_{EO} > V_T(V_{EO}(s))$.





Time despendancy and by princines in $N_1N_1N_2/(p)$, each side to inclusive signals, espections and size inequal in gentlement, and an write parameter statisticities, increased series and small-signal simplifier effects, and to destroy for indespendent in briefly expendent by the limit of principal other, are influenced also by the $N_1N_2/(p)$ verticates of the individual transitions in the observable and in the networks represent variations in the contrasting of the observable of the contrasting of the contrasting of the transition of the observable of the contrasting of t

pattern sensitive in memory cell arrays (3.1.3.3). Read and write operations, furthermore, may significantly be slowed or impaired by the nonuniform V_HV_{nO}(t)] varietions caused offset sugmentations in dif-ferential sense amplifiers (Sections 3.1.3.5 and 3.5). The possible overall effects of V-(V_{er}(t)) variations include increased read and write error rates, degraded radiation hardness, longer access- and cycle-times, excesssive power dissination, unreliable memory operation and impaired finetionslitu

Memory operations may adversely be influenced by the executed oncurrence of kinks and premature breakdowns in the n-channel transistors DC L. = f (Vpa, Vpa) characteristics (Figure 6.24). Commonly, kinks and



Figure 6.24. Kinks and premature breakdowns in the DC current written

characteristics of an nuchannel SOI transistor

Kinks and presentate breakdown in the $\{ \varphi^{*}(V_{m}N_{m}) \}$ contracteristics of CMOS 50 (1650) nemissions may now be very difficult the design of effectively operating some and other small signal sampletine. For advocation applications, of the contraction o

Memory circuits may also be plagued by the effects of the transmission gate, or passigue, leakage currents. Passigue leakage currents are profound manifestiones of the operation of the passiste bipolar junction transistor BJT that is inhorently present in each CMCS SOI (SOS) transisted reduce. The drain current of a pap or an mpn BJT may be significant.

can what the history dependent to bely voltage focused belows the two-turble disher for the results have in frequency count jumps provided and in the first result has my frequency count jumps provided and in dynamic NOR gene over whom the CAUS SIO (COS) and (COS) a



Figure 6.25. Simulated BJT current in a turned off passgate device.

In memories, the pumpite leakage currents are critical in the operation of moneyr cell army, some amplifiers, and NOR decoders. The access devices of the stateleted memory cells may generate usual large accurate in the stateleted period of the stateleted for the current of the stateleted period current of the stateleted period current of the stateleted period of the st

and, thereby, the BJT currents may induce incorrect addressing and multi-ple access of memory cells. The general effects of possible leakages on memory circuits comprises aggrandized number of read and write errors, lengthier access and cycle times, docressed radiation hardness, higher power dissipation, unreliable or impaired memory operation. Clearly, CMOS SOI (SOS) memory designs are heavily challenged by

the effects of the floating bodies. These effects may be summarized as

· timing failures in subcircuit activations and logic gate functions, · operation and noise margin degradations,

· read and write data pattern sensitivities in arrays,

offset increases in sense amplifiers.

· gain reductions in sense and other amplifying circuits, data losses in memory cells.

· false addressing by NOR-type of decoders.

 other malfunctions. Memory circuit multivactions caused floating-body effects may be tempor-ary or permanent and, in general, they may substantially degrade the reliability, speed, power and radiation hardness and may render the entire memory dysfunctional. Floating body induced dysfunctions are also environment, e.g., humidity, temperature, radiation, etc., dependent. Since environmental parameters may change with time on a given place, the floating-body effects may or may not result in substantial degradations in operating characteristics or in dysfunctions. Therefore, conventional operation tests may need revisions. Revised CMOS SOI (SOS) specific tests revealed that the floating-body effects dramatically reduced the fabrication yield of CMOS SOI (SOS) memory products.

6322 Relieves

Floating body effects on CMOS SOI (5003) memory curvaits are much more severe throe CMOS SOI (5005) legic circuits, (e.g., central competing units, data processors, and others, may require only circuit modifications (644) CMOS SOI (5005) legic circuits, e.g., central competing units, data processors, and others, may require only circuit modifications (644) CMOS SOI (5005) memories need to combine process, translator device and circuit design approaches to allegarize the floating-holy effects.

Specific processing techniques are developed, predominantly, no chantace the recombination properties of the source-loody and drain-loody function, e.g., by implicating Ar or Ge into the drains and sources of the transistor devices to decrease currently tilt mens and currently bandgaps, respectively. Although Ar and Ge implantations and other processing improvements reduce the floating substrate efforts, the improvements and improvements reduce the floating substrate efforts, the improvements and soliving the process-technological means are usually insufficient to obtain futility operating memories and reasonable theirochic yeldels.

Operational characteristics and yields of CMOS SOI (SOS) memories, however, can be brought to acceptable levels by specific transistor device designs. The mostly applied specific transistor devices use booty tells, very short charmels and foll depletions to mitigate the effects of the floating substrates.

Floring attention efforts on notify to dissisted by to ventionate by both opposition of the chandral minimum, and if it is needed, with poly-sproud ties in the chandral minimum, and if it is needed, with poly-sproud point in the p-shaned minimum, as most of the COGS SGI below the control of the control of

commonise the number of memory cells which can be accommodated in a single chip, and increase fabrication, development and design costs, and may magnify latch-up probabilities in certain circuit configurations. Nevertheless, body-to-water bonds vertically to the water-surface under the channels can be implemented [635] as well and, thus, the full potential of CMOS SOI technology may be exploited also in memory designs.

CMOS SOI (SOS) memory designs often apply body-ties not only to improve reliability and yield, but also to raise sensing speed, and to reduce supply voltage and power dissipation. Benefits in spood, supply and power characteristics are consequences of the body-tie-assisted reductions in nonuniform fluctuations of body potentials Vac(t)-s and of threshold weltages V₁[V_{ac}(t)]-s. In a simplified sense circuit (Figure 6.26), the V_{ac}(t)-s the individual translators are controlled by clocks due due on




Figure 6.26. Body-tic applications in a CMOS SOI (SOS) sense circuit.

and $\Phi_{\rm tot}$. These clocks provide $V_{\rm tot}(t)$, which result $V_{\rm tot}(t)/t > 0$ for an operational transition devices during the times of probations, (the single amplification and memory-cell access and $V_{\rm tot}(t)/t > 0$ go, required in times. During the times when the $V_{\rm tot}(t)/t > 0$, then the single amplification and memory-cell access and $V_{\rm tot}(t)/t > 0$, then the single access may occur, which may promote hot currier emissions, and can generate gramult-unphys and other noise signals. Decreases in hot currer emissions and noise signal amplitudes are obtained, here, by adding shart thodes $D_{\rm tot}/t > 0$, $D_{\rm tot}/t > 0$, be the sense circuit.

Needs for body-ties in memory circuits, may be alleviated by the use of down-lized deep-submicrometer CMOS processing stechnologies which, as a byprodux, reduce the effects of substate-ties on threshold voltages. Furthermore, the use of deep-submicrometer CMOS technologies greatly decreases the radiation induced vortainous in threshold voltages and in drain-source leakage currents and, thereby, extends the radiation hardness of both CMOS-hall, and CMOS SOI (SOS) memories.

Flouting substrate effects in CMOS SOI (SOS) memories may late be mitigated by the soc of fully depleted D transister devices. FD devices, namely, have much less substraehed lesiage currents, and thisir desin currents are much less reflected by kinds, than the traditionally applied partially depleted PD devices do. To combine the high currents and other benefits of PD devices with the advantages of the PD devices, FD and PD operation modes can be switched by using bedgates (Section 6.3.1) or other methods in memory cells, seven simplifiers and NOA decoder of the combine of the PD devices of the PD d

Circuit technical approaches attempt to enhance the memory circuits' tolerance of the floating body effects, and the applicable techniques vary securit to circuit. The most significant effects of the floating substrates (Section 6.3.2.1) and their most provalent circuit tochnical relieves are concisely described next.

In memory subcircuit activations and in logic gate operations, the floating substrate caused delay variations are rather small, e.g., 5%, in comparison to the total delay times. These delay variations should be taken into account into account into account into computation of worst case clock signal delays and, in the rare cases where selfthining is used, also in the interface

designs. Logic gate designs, although they need no structural change, should be finned so that the worst case race conditions cause no erroneous

logic operation Operation and noise margins degradations (Section 3.1.3) are the most operation and noise margins organization (Section 3.1.3) are the most significant in the memory cell arrays, where the floating body induces large leakage currents, and the large wire-to-wire capacitances and the to the catage currents, and the large wire-to-wire capacitances and the power supply lines couple great noise signals into the sense circuit. CMOS SOI (SOS) circuits, in contrast to bulk circuits (Sections 4.1.1 and 4.1.2). have little wire-to-substrate capacitances which decouple a part of the noise signals. The large leekage currents opposing the read or write currents (Section 3.1.3.3) may also cause pattern sensitive read or write currents (section 3.1.3.3) may auso cause pattern sensitive read or write operations. Operation and noise margin degradations as well as nature. operations. Operation and noise margin degradations as well as pattern sensitivities may be alleviated by reducing the number of memory calls which are connected to a single belline and to a single wordline, by decreasing the wordline-belline and the wire-to-wire capacitances, by using high current write amplifiers and wordline buffers, by increasing the using high current write amplifiers and wordline buffers, by increasing the input/output condiscitance of the sense amplifiers, by increasing the threshold voltage of the access devices in the memory cells, by boosting the wordline voltage well beyond the upply voltage, by increasing the minimum high level and by decreasing the maximum tow level of data minimum high level and by dorressing the maximum low level of data stored in the memory cells, by decreasing precharge voltage variations, by modifying the detection thresholds in the seme amplifier circuits, and by others. In periphera logo circuits the operation and noise mergins may be extended by avoiding the use of transmission gates and dynamic logic circuits, by increasing drive currents, by pelpting noise filters to the power lines, by reducing line restitunces and capacitances, by adding circuit clements to bedwarded bins the paramical base-remitter dataset, by reducing the number of parallel-coupled translators in the circuits, and by others.

In sense circuits, the floating substrate effects aggrandies the imbalances and the sense amplifier offices Offise reductions (Section 35) may most communically be provided by the application of negative feedback (e.g., Sections 3.5.4 and 6.2.2) sample-and-feedback (e.g., Sections 3.5.4 and 6.2.2) and provide reductive feedback current (e.g., Sections 3.4.4, 3.4.6 and 3.4.9) sense amplifite circuits. Sense amplifite pains may be reduced by the floating-body induced anomalies in the transition?

saturation regions. The quiescent operation points of the sense amplifiers should be placed to the low gate-source voltage and low drain-source voltage regions where the kink and early breakdown have little or no effects on the saturation currents.

dysfluxed to be seen as the constable of four deploys come passes of dysfluxed to be constable of four deploys on the constable of four contract can exceed a current of the load device, when all possible devices are named off. To correctly the effects of the lossing current wish cold mentations, long possible deficient of the lossing current wish cold mentations, long possible scales may be applied. In dynamic NOR gaves special techniques exist input data steep during prochange, previous of elevation and consistent contracted input pars, and others [63:6] may improve functionality and performance.

Generally, the functionality, speed, cavironmental tolerance, reliability and yield of CMOS SOI (SOS) memories which may be hampered by the effects of the louting substrates, can be improved to exceed the characteristics of CMOS SOI (SOS) memories. For the improvementable bowers, packing density, process and circuit complexity, and power designation may have to be compromised.

6.3.3 Side- and Back-Channel Effects

6.3.3.1 Side-Channel Leakages, Kinks and Breakdowns

In CMOS SOI (SOS) transistors, conductive channels may be induced not only on the top of the semiconductor island but also on the sides and the bottom of the island [637]. The top, side and bottom surfaces of pchannel (AOS SOI (SOS) trentitions have numerous physical differences. Significant differences may ceil in the crystal desication between for contrast of the distinct of th

Side-channel effects on creation and reliability one greatly be threaded by precess relationships (all specials such an ostile backful; highly depth disk-channel atops and edgeless configurations. Parchements, sidechannel effects may be subduch by routilety using field-oxide among perpendentarly cut situation. Alchough improvements in the Chifol Soul (OSE) processing on significancy harders dischounted operations, many cutrait delarge may here to when significancy harders dischounted operations, the cutrait delarge may here to the cannot included. Marks and modified housdown futures in the DC 1, et "Civ., a"Qu' characteristics."

Desirocoure, Indiago current $k_{\rm tot}$ in n-channel transitions may considerably be increased as as effect of the side-channel interested violings $V_{\rm tot}$, which can be markedly smaller than the directed violings $V_{\rm tot}$, V_{\rm

subthreshold leakage currents for the transistor device on the top. Those subthreshold leakage currents reduce the number of memory cells connectable to a stress smplifter, decrease the activarible operational speed, can make the array of memory cells pattern sensitive and may impair circuit operations.




Figure 6.27. Side-channel effects on dram-source leakage currents. (After [637].)

Scans amplifier operations may be consequentized by this socurrence of such channel induced kinks in the relamant learning term $\{x_i, x_{i+1}, x_$



Figure 6.28. Breakdown features of n-channel SOI devices fabricated with conventional, channel-ston and educious technologies. (After [657].)

conventsoal, channel-stop and edgeless technologies. (After (637).)

Due to side-channel operations, conventional CMOS SOI (SOS) transistor devices may exhibit soft breakdown characteristics, but transistors imple-

mented with channel stops and in edgeless configurations show sharp breakdown characteristics. Soft breakdown features, in mild forms, reduce achievable gains and operational speed in sense and in other amplifistes, and in emphasized forms out breakdowns can make circuits unstable and

circuit designs impractical. Impacts of kinks and modified breakdowns on memory circuit operations and designs are described generally under flosting substrate effects (Section 6.3.2).

6.3.3.2 Back-Channel- and Photocurrents

In addition to side-channel effects, circuit designs may have to cope with back-channel generated currents [639]. On the back side of a CMOS SOI (800) emassion island, near the sillcon-insulator interface, in the insulator, charges may be trapped (Figure 6.29). Charges in the insulator



Figure 6.29, Parasitic back-channel MOS device

may appear for a variety of reasons, e.g., for hot-curity generation by the cleric field of the dama, extensional charge, etc., but the most remarsable effects can be induced by radiocetive radiations forting radiations are generate positive charges in the instance, which attent extension to the utilizen surface is an amount that makes the substrate material slightly conductive. The interness in conductance and in the associated dains current are functions of the absorbed radiation does earl of the gate-source and dains-source vertupe basics (Figure 6.50). Substrated defining current increase by back-channel conductivity is an important restriction in the design of radiation hardened memory cell arrays and sense circuits. Power dissipation of the memory circuits may also be increased by the occurrence of back-channel currents.



Figure 6.30. Drain current as a function of radiation dots and voltage bias influenced by a back-chancel parasitic device. (Derived from [639].)

During short high-energy transient radiation events, on the back side of the CMOS SOI (SOS) transience devices, in the insolution material, photocurrents appear in addition to the other parasitie contents. For a single transistor device this SOI (SOS)-specific photocurrent I_{th} may be calculated by the exponential approach [640]

$$I_{-} = W\dot{v} A(1 - e^{2qV_{ad} + 0.9})$$
.

where W is the junction width, e.g., in mils, γ is the dose-rate in rads (Si)/sec, A and B are material dependent constants, e.g., $A = 4.5 \times 10^{10}$ and B = -0.044 V for supplier, and V_{BH} is the reverse voltage bias on the

junction, e.g., V_{av} =V₁₀=1V. Large insulator photocurrents after the biases of the individual transistors, cause upoets in the data stored in the memory (Section 6.13) and impair memory operations (Section 6.22). Unlike the CAMOS-balls memories, however, high dose-attest and high photocurrents can not result global latchaps in CAMOS SOI (SOS) memories, and proper designs can minimize the probability of local latchaps:

6.3.3.3 Allays

Simulations of manoy circuit operations, which apply the models born-channel CMSS 501 transites devices (641) and involve the effects of floating substrates, side- and boxlc-channel and photocorrents indicates that the fall-complementary destanation (670 memory cell) (Section 6.2.4) with body-ties, and fall-eventplementary state logic grane without namentaling pairs (Section 6.2.3) with body less, and fall-eventplementary state logic grane without namentaling pairs (Section 6.2.3) were the next summarized pairs (Section 6.2.3) with body sizes, and fall-eventplementary state logic grane without namentaling pairs (Section 6.2.3) were the next summarized pairs (Section 6.2.3) with body sizes and fall-eventplementary state logic great without namentaling pairs (Section 6.2.3) were the next summarized to the CMS-SO (O.S.SO (O.S.SO

In CANS SOS (GO) monomies fully-depicted, referr them tendined. proteintly depicted, unmitted orders on two periods of periods and based-channel as well as the wifer subtentional contents. The use of a content of the content of periods of the content of the content of periods of the content and, in turn, the exchange between fully- and partially-depleted operation modes can be controlled.

6.3.4 Diode-Like Nonlinear Parasitic Elements

The sizes of CMOS SOI (SOS) static full-complementary memory cells, and in a leaser degree, also the sizes of other memory circuits, may be reduced by the application of heavily doped polysition as short distance interconnects. The polysition material is doped either P' or N', which can form low resistance contacts only with a similarly doped P' or N' semiconductor material.

In static memory cells polysiticon-semiconductor contacts can be made in smaller area thus motal-semiconductor contacts, and the use of two polysikicon layers allows for combining the crosscoughing and a stateretention cospolitano C_{in} in a small silicon-surface region (Figure 6.31).



Figure 6.31. Static memory cell circuits applying l doped polysidicon crosscouplings.

28 CMOS Memory Circuits

Because the decreased different orders are at achieved by the exclusive seed either one V^{\dagger} or N-bedoep deposition, V^{\dagger} in action appear between the derivate of the joining p- and a-channel sensatives. Then $T^{\dagger}N$ in the primarile confidence demants which are designated as ideals D in an D in the elevent. Rother them delectable behavior classes at delectable D and D in the elevent. Rother them delectable behavior them are all the elevent D in the D in the elevent D in the elevent D in the elevent D is a set suffer a both of orderived residence of the elevent D is a similar to those of orderived residence of the elevent D in the elevent D is a similar to those D orderived, the D is a decreased of D in the elevent D in the elevent D is a similar to those D in the elevent D in the elevent D in the elevent D is a similar to the orderived D in the elevent D is a similar to those D in the elevent D in the elevent D is a similar to the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the elevent D in the elevent D is a similar to D in the elevent D in the



Figure 6.32. Nonlinear current-voltage characteristics of a parasetic P+N+ inaction.

Generally, the size of all other memory subcircuits: may also be decreased by applications of polysilicon-to-semiconductor contacts and by the elimination of the short circuits between P' and N' drain and source electrodes. In digital logic circuits the effects of the pensitic nonlinear elements on operation and performance are mostly insignificant, but in parasitic elements may result in deviations from the planned character-

Morrory create dutastication, in addition to the floating body, silk-cannel, back-drowned, and quartised dode effective, may also be informed by a marker of other phenomena which are specific to the two-rise of the phenomena which are specific to the two-rise of the phenomena phenomena which are present injustment on memory creates as on the wide, a plend digit and simple of the phenomena proposed they applied digital to all confident anding cleanly, and they are comprehensively investigated and downford comparison, and they have been compared to the comparison of the comparison o

The prevalent features, i.e., relation hardness, fact operation, and its and accovation of morn-smalling of CAOS SO Transition briving as way manage, was condy for relation behinded memory design but his to work the contract of the contra

References

[11]	G. Luccke, J. P. Max and W. N. Cox, "Semiconductor Memory Design and Application,"
[12]	McGrow-Phil Book Computy, 1973 W. D. Brewer and J. E. Brewer, "Nonvolatile Semeconductor Memory Technology," IEEE.
D31	Press, 1997. S. Przybylski, "The New DRAM Auditorium," IEEE ISSCC '97, Tearnel, pp. 9-13,

0.0

115

- S. Przytytski. Erbrusy 1997 J. L. Henesty and D. A. Paternes, "Computer Architecture: A Quantitative Approach," Morous Kaufron, 1990
- B Prince, "High Performence Messories," John Wiley and Sons, 1996 J. M. Rabars, M. Pederm and P. Landrun, "Low Fower Denum Methodologies," Klower Academic, pp. 201-251, 1996
- II.-J. Yoo, "A Study of Pooline Architectures for High-Speed Sweetennous DRAMs." IEEE 1127 Journal of Solub-State Carcette, Vol. 32, No. 10, pp. 1297-1603, October 1997 T. P. Hestsch, "High Performance, Fack Tolerant Organizational Shaffle Memory and Method,"
 - livad States Paters Namber 5,612,964, March 1997 T. Kolymen, "Control Addressable Memories," Sorgrow-Verlag, 1980.
 - Goodynar Acrospere "STARAN", Company Document GER-156548, GER 15617A OFB-15666A GER-16129, 1974 J. Handy, "The Cache Momery Book," Academic Press, 1993
 - S. A. Pzybisky, "Cache and Monory Hesseshy Dollar," Morgen Kaufmarz, 1990. R. Manipulgers, "Rambus Memories Shipping from Torbaba," Electronics Products.
- November 1993 Regick Constitut, Hestroic Industria Assessors, "Saudad for Sourcesfactor 0140 Memories," JEDEC No. JESEDZIG. IEEE, Computer Society No. P1596 4, 1996.
 - H. Books and H. Intskei, "High Speed DRAM Aschitecture Development," IEEE Teatral of
 - Solid State Contains, Vol. 34, No. 5 pp. 685-692, May 1998.
- W. P. Noble and W. W. Walter, "Fundamental Limitations on DRAM Storage Corporates," IEEE Circuits and Devices Magazine, Vol. 1, No. 1, op. 45-51, January 1983 K. W. Kuon et al., "Tools Camoton for I Gut DEAM and Beyond," IEEE 1223 International Electron Devices Meeting, Technical Digest, pp. 3421-3424, December

532	CMOS Memory Circuits
[23]	L. H. Parker and A. F. Tinch, "Ferroducine Mesonals for 64 MB and 256 Mb DRAMs," BEER Circuits and Devices Magazine, Vol. 6, No. 1, pp. 17-26, January 1990
[24]	J. C. Barkon, "Femoclecrics: An Introduction to the Physical Principles," D. Van Noormad, 1947.
[35]	D. Barricy, "Moreory and Logic Structures Are Getting Faster and Denser, "Electronic Desters, pp. 46-46, December 1, 1997.
[26]	A Goroberger and E. Nacollius, "Transport Voltage Breakdraws Due to Avalanche in MIS Capacitors," Applied Physica Lakes, Vol. 9, December 1966
(27)	P. Cheramon et al., "Trench and Compact Standards for dDRAMs," BEEL International Electron Devices Meeting, Technical Digest, pp. 128-131, December 1983.
[26]	H. Azum, "A Novel Stocked Capacine Cell with Daid Cell Plate for 64 Mb DRAMS," EEE International Electron Devices Meeting, Technical Dagest, pp. 2521-2724, December 1990.
(25)	December 1999. P. C. Fasser and A. Detal, "Electrical Characterization of Tectured Interpoly Capacitors for Advanced Stacked DRAMS," IEEE International Electron Devices Meeting, Technical District, pp. 275-1427-9. December 1990.
[225]	S. Wannale et al., "A Nored Circuit Technology with Surrounding Gase Transaction (SGTs) for Ulan High Density DRAMS," IEEE Jaurual of Solid-State Circuits, Vol. 50, No. 3, pp. 96-971, Suspender 1995.
(211)	K. V. Rao et al., "Treech Capacitor Design Insect as VLSE DRAM Cells," IEEE International Electron Design Newton, Technical Depart, pp. 149-143, Department 1984
[212]	Internation Lecture Lecture Lecture State 6g, Technical Dapot, pp. 160-163, December 1986 W. M. Rightz and J. Kary, "A Taiser-standard Cell, 1024-bit, 500-06-806S RAM," International Solid-State Cercuit Conference, Digest of Technical Papers, Vol. 13, pp. 42- 53, February 1970.
[213]	R. G. Middinson, "Designing Electronic Circuits," Preside-Hall, pp. 221-226, October 1966
[214]	C. P. H.H. "Nove Margin and Novo Intrausty in Logic Circuits," Microelectron, Vol. 1, to 16-21, April 1965
[215]	A Byent, W Horsch and T Mis, "Chemicianitics of CMOS Device Isolation for the ULSI App," IEEE International Electron Devices Meeting, Technical Digest, pp. 28 L1– 28 1.6 December 1994.
[216]	C. E. Chen et al., "Stacked CMOS SRAM Cell," IEEE Electron Device Letters, Vol. EDC4, No. 8, pp. 272-274, Assess 1983.
[217]	W. Dann and T. P. Hannelli, "I-Mbit and 6-Mbit RAMs with State Polyathers-Load Memory Cells," Sens Inc., Technical Report, October 1974
[216]	T. P. Herstett, "Newal Cascures for High Speed ROMs," HEEE Journal of Solid State Carcure, Not. SC-19, No. 2, pp. 180-186, April 1984
[219]	P. R. Gray, D. A. Hodges and R. W. Roodesten, "Analog MOS Integrated Capacity," IEEE Press, 1960
[231]	T. P. Bitrauti, "Circus-Techniques and Applications of MOS LSI," (Schulzugs- technikm and Assenshington von MOS-Gussichsburgen), Semiconductor Survaier, Technikator, Digus (Kurdisontern), 1969.
[22]]	J. T. Kon. "Integrated-Circial Content-Addressable Memories, "IEEE Journal of Solid- State Circuits, Vol. SC-5, pp. 208-215, October 1970
[222]	R. M. Lee, "Low-Cost High-Speed Assessine Memory," IEEE Journal of Solid-State Create, Vol. SC-10, pp. 179-181, June 1975
[223]	S M S Jahleddate and L. G. Johnson, "Amountive EC Moments web Rubnicand South and Nouron-Match Capabilities, Vol. 27, No. 6, pp. 892-900, Janu 1992.
[224]	an recurrie-value, Tup-Figs (Courts with Tuned Dioder, (Gilfanokterik Alagatifodakkal), T. P. Harrisch, Tup-Figs (Courts with Tuned Dioder, (Gilfanokterik Alagatifodakkal), Rafatetehnia, Vol. XV, No. 12, pp. 444-467, December 1965

- F Let, Y L. Chuang and S J Ches. "A New Design Methodology for Multiport SSAM (228) Call." ILEE Transcions on Circuits and Systems - 1. Fundamental Theory and Applications, Vol. 41, No. 11, pp. 677-685, November 1994 R. J. Sheu et al., "BSPM. Berkeley Short Chursel KSPET Model for MOS Transactors." IETZ Journal of Solal State Carcutts, Vol. SC-22, No. 4, pp. 558-566, August 1987 3. Sout and P. Gray, "Threshold-Voltage Temperature Drift in Ice-Implanted MOS Transplant," HEE Journal of Solid-State Circuits, Vol. SC-17, No. 2, pp. 291-258, April 1982 (13) of Solid-State Circuits, Vol. SC-13, No. 5, Outober 1979.
 - T. P. Flaggett, "CMOS/SOS Messory Caronts for Redigion Environments," IEFF: Journal R. R. Trooteness and S. N. Chakvarti, "Subthesolveld Characteristics of Insulated-Date Public Prince Transpoors," IEEE Transportors on Circuit Theory, Vol. CT-20, pp. 659-665

G. France, et al., "Nanoclottee Counts Using Resease Tuncibug Transators and

Dindo," ISSE International Solid-State Corest Conference, Digest of Technical Papers, W. S. Boyle and C. E. Smith, "Cheese Coupled Sousconductor Devices," Bull System Technical Journal, No. 47(4), pp. 583-993, April 1970 E. R. Hastek, "A User's Dandbook of Sessioneductor Memories," John Wiley and Sens.

12251

- W. N. Core and J. P. Mirre, "MOSA-St Dungs and Application," McGraw-Hill Books, pp. 19-24, 1972
- P. S. Wincker et al., "Total Dose Failure Mechanisms of Integrated Caronits in Laboratory and Space Environments," IEEE Transactions on Nuclear Science, Vol. NS-34(6), pp. 1449-1454 (1587) P. K. Chitterper et al., "Leukage Studiers in High-Density Dynamic MOS Memory
- Devicefs," TEEE Journal of Selid-Stre Circuits, Vol. 9C-14, No. 2, pp. 456-493, April T. P. Harsoni and R. K. Precholy, "Modern Digatel ChiCCS VLSS," Semante Managerist, [35] Descripty of California Bostolov, Continuing Education in Engineering, University Extension, pp. 55-60, Murch 1987
 - N. N. Wang, "Dagned Innerstated County," Previou-Hall, pp. 257-263, 1989 7. F. Office, "Pesh-Pull Retainment Complet Amphifices," Review of Scientific Instruments, Vol. 8, pp. 23-21, January 1997 K. Y. Tek, P. K. Ko, and R. G. Moyer, "An Engancering Model for Short-Channel MOS
 - Devices," IEEE Journal of Solid-Stra Circuits, Vol. 23, No. 4, pp. 950-958, August 1988 R. H. Crandoot, "MOSFET" in Capat Design, McGraw-Hill Book, pp. 31-37, 1967 R. A. Colclaire, D. A. Nepriet and C. F. Howkins, "Electronic Circuit Analysis, "Tobs. Wiley and Sout, pp. 406-411, 1984 J. P. Dycerum, "Circum Douga for CMOS VLSI," Klawer Academic, pp. 405-414, 1992
- C. G. Soder, P. K. Ko and J. L. Molt, "The Effects of High Fields on MOS Device and DUST Carcult Performance, IEEE Transactions on Electron Devices Vol. 120-31, No. 10, pp. 1386-1393 Octobur 1984
- [116] T Doint, et al., "A Well-Synchronous Sensing-Squalining Method for Sub-10-V Operating Advanced ORAMs," IEEE Journal of Solid-Stic Circuits, Vol. 29, No. 4, pp.
- 432-492, April 1994 [317] J. J. Barnes and J. Y. Chao, "A High Performance Sense Acaphillus for a 5V Dynamic RAM " IEEE Journal of Solid State Circuits, Vol. 9C-15 No. 5, October 1980. N. N. Wass, "On the Design of MOS Dynamic Sense Awaldiers," IEEE Transactions on Cycuits and Systems, Vol. CAS-29, No. 7, pp. 467-477, July 1982.

534	CMOS Memory Circuits
[319]	H. Welter, "A 44th Four-Treasulor Dynamic RAM," Corregio-McLon Utaversoy, Research Report CMU-CS-83-140, June 1983.
[320]	T. P. Hattarit, "High Performance CMOS Sense Amphificis," United States Patent No. 4,169,233, Sep. 1979
[321]	T. Saki, et al., "A 6-es 1-Mb CMOS SRAM with Latched Street Ameditive" 197995
[322]	Journal of Sobb-Onse Climats, Vol. 28, No. 4, April 1993. F. R. Grey, "Basic MOS Operational Amphifier Designificat Developm," University of Childrenia Brinsley, Siccreton Engineering and Computer Societies Department, Taionia.
[323]	Michaerge, Mech 1980 T. N. Bildoir, and R. C. Jeeper, "A High Speed Scheme for HT Dynamic RAMs Unitaring the Clarippe Biol.int Some Amplifier," IEEE Journal of Solid States, Vol. 27, No. 4, pp. 618-625, April 1992.
[324]	 Secritick, P. J. van Beess and H. Ontrop, "Correct Mode Techniques for High Speed VLSS Circuits with Applications to Correct Sense Amphifier for CMOS SRAMS," Vol. 26, No. 4, pp. 525-536, April 1991
[325]	J. Fisher and B. Garland, "Electronics From Theory Into Process," Vol. 2, Oxford Personnes, 1976.
17261	J. P. Uvenners, "Circuit Dennis for CMOS VLSU" Klossov Academic pp. 405-408, 1991
[327]	K. Seno, "A fee 16-MS CMOS SRAM with Office-Compression Current Sense Amplifier," IEEE Normal of Solid-Stoic Circuits, Vol. 28, No. 11, pp. 11193-1124, November 1993.
[328]	K. Dichtsch, et al., "A 6-ss 6-bit CMOS SRAM with Office-Voltage-Insensitive Current Sense Amphifors," IEEE Journal of Solid-State Circuits, Vol. 10, No. 4, pp. 480-486, Agril 1995.
(329)	M. Bohts, "The Tacoty of Lancer Controls," (Linearis Sathsilyeanok Elmclott) Technical University Bedapost, Tankoeyskuda, 1966
(330)	G. Fodos, "Analysis of Lincor Systems," (Lincoris Readstorek Azakitat) Mustaka Konviviatio, 1967
[331]	If Yamachi et al., "A Circuit Design to Suppress Assystemed Characteristics in High Design DRAM Sense Anglifice," HEE Insured of Solid-State Coccess, Vol. 25, No. 1, pp. 16-41, February 1990.
[332]	1. P. Harasti, "Associative Control for Fush-Tolerant CMOS/SOS RAMs," European Solid-State Control Conference, Depos of Technical Papers, pp. 194-198. September 1941.
[333]	P. R. Gray and R. G. Mayer, "The Assilysis and Design of Analog Integrated Circuit," Wiley, 1977
[334]	M. Azzaratone, "Daniel CMOS Cacus Donors." Klauser Academie, pp. 1562-255 1885
[41]	R. L. Libell' and G. C. Delman, "Transaciosce Lines, Waveguster, and Seath Charts," Macrolline 1985
[42]	T. Salores, "Approximation of Warmy Delay in MOSSEET LSS," IEEE Journal of Solid- State Corolles, Vol. SC-18, No. 4, pp. 418–426, August 1981
[431	M. Shiri, "CMOS Divisi Covert Trebeshop," Province that we 193,150, 1685
[44]	C-Y. Wu "The New Govern Restoution Theory of PET-Like Integrand Voltage- Centrolled Nignator Difficuntial Resistance Devices," IEEE Transactions on Circuits and Systems Vol. CASSE, pp. 302-396. May 1981
[45]	M. Sheji, and H. M. Roffe, Negative Capacitance by Terminator for Improving the Switching Speed of a Microcomputer Power Rus," IEEE Journal of Softd-State Circuits Vol. 59-20, pp. 825-832, Acad 1985.
[46]	Vol. 59-Att, D. 823-S.O., August 1945 K. Strietzyi, "Theory of Electrosty," (Electric Villamosoughus) Tanknog-skusda, pp. 407-447, 1962

Consider Science Campage-Mallon University, Assest 1980

VI St Systems " Addison-Wesley 1979

(48)

References 535

C. L. Song, "Sentern Torong," Chapter 7 in C. Mend and L. Conway, "Introduction to R. L. Street, "The Analysis and Solution of Partial Differential Equations," Books and T. P. Havasti, "Radiaton Hardened CMOS Memory Carcusts" Technical Information, 16123 Rackwell International, Y78-758/501, July 1978. D-S Min et al., "Tomperature-Componistion Circuit Techniques for High Density CMOS DRAME," HITE Journal of Solid-State Century, Vol. 27, No. 4, pp. 424-631, April 1992.

D. L. Frace, "High Sould MOSFET IC Design," International Electronic Devices Most as, Springs Guidebook, pp. 372-376, December 1986

V. Nelsonari et al. "A 500-MHz 6-Mh CMOS Parkins Rests Cache SRAM with Posts-(415) to-Point Nesse Roduction Coding 1/O," IEEE Journal of Solid State Circuits, Vol. 32, No.

11 no 1756-1765 Novembro 1997. K. Nagarti and M. Satyan, "News! CMOS Scheelst Trigger," Electronic Letters, Vol. 17, 14161 nn 693-694, September 1981.

E. L. Hudson and S. L. Streit, "An ECL Compatible 4K CMOS RAM," ISSCC42, Digor. [417] of Technical Papers, pp. 248-249, February 1982 R. E. Miller, "Switching Theory," Chapter 10, Review of D. Muller's Week, Wiley, 1965. B. Rezzen, "Monolithic Phase-Looked Loops and Clock Recovery County, IEEE Press,

1996 P. R. Grev and R. G. Mayor, "Assistate and Design of Assista Integrated Circuits," John 14201

Wiley 1977 R. E. Best, "Phase-Locked Loops," McGraw Hill, 1993 14211 P M Gurtaer, "Pleasebook Techniques," John Wiley, 1979 H B Bakerts and J. D. Mejadi, "Opinial Interspensed Current for VLSI," International

Salid-Saus Cornel Confession, Diagna of Technical Papers, so. 164-165, February 1984. J. R. Black, "Electromeration-A Brief Servey and Some Recent Results," HILL [424] Transposition on Electron Devices, Vol. Ed-1d. No. 4, pp. 338-339, 1969 M. L. Cortes et al., "Modrling Power-Supply Desertances in Digital Circuits." [425]

International Solid-State Content Conference, Deport of Technical Papers, pp. 164-165. Edward 1986 M. Sayl, "Reliable Chip Design Method in High Performance CMOS VLSI," Depth 10CD86, pp. 189-392, October 1986 ថ្មា

A. S. Sharma, Semiconductor Moments, Technology, Testing and Reliability, ISSE Peris on 249-320, 1997. A Roberto, R. M. Swith, and K. S. Trivelk, "Markov and Markov Roward Model Toroget Archae Az Overview of Numerical Approaches," European Journal of

1221 Operation Research, North-Holland, pp. 256-267, 1989. C. Ha, "IC Reliability Supplietors," HEEE Journal of Solid-State Corosity, Vol. 27, No. 3,

-- 241,246 March 1992 F. A. Applegain, "A Community on Robustney," General Electric, Technical 1541 Publishers, Sporters, 1967

536	CMOS Memory Circuits	
[50]	K S Trivels, "Probability and Southers with Reliability, Quescang, and Computer	
[56]	A Guyal et al., "The System Availability Enamator," Proceedings 16th International Symposium on Fault Televist Computing," CS Print, pp. 86-89, July 1986.	
[57]	P. A. Layman and S. G. Chomberlinn, "A Compact Thomas! Name Model for the Investigation of Soft Error Raise in MOS VLSI Digital Carcata," IEEE Journal of Softs- Size Circuits, Vol. 24, No. 1, pp. 78-89. February 1989.	
[38]	T. C. May and M. H. Woods, "A New Physical Mechanisms for Soft Treats in Dynamic Memories," Proceedings Reliability Physics Symposium, pp. 2-9, April 1978	
[99]	D. Bunfer, C. E. Serfft, and A. B. Holman, "Sandan Aroundless from Guincir Counce Ray," IEEE Transactions on Nation Science, NS-22, No. 6, pp. 2675-2680, December 1975	
85109	 J. Kobcich and R. Katz, "Energy Deposition by Electron Blowns and Data Rays," Physics Review, No. 170, pp. 394-396, 1966. 	
[511]	J. C. Pickel and J. T. Blandfind, "Commo-Ray-Induced Errors in MOS Memory Cells," IEEE Annual Conference on Nuclear and Space Radiation Efforts, Althogompus, New Memor, Rockwell Technical Information No. XXT-517001, July 1978.	
[512]		
[513]	T. L. Turthager and M. V. Davey, "Understanding Single Event Phonometer in Complex Analog and Deptal Integrated Cornells," IEEE Transactions on Nuclear Science, Vol. 37, No. 6, December 1990.	
[\$14]	T Toyale and T Shinnin, "A Self-Error Rate Model for MOS Dynamic RAMA," HEEL located of Salid-State Carcuits, Vol. SC-17, pp. 362-367, April 1982	
[515]	E. Dissal et al., "Error Analysis and Prevention of Counte Jos-Indicod Soft Errors in CMOS State RAMs," IEEE Transactions on Nuclear Sonace, NS-28, pp. 1963-1971, 1982.	
[316]	R. J. Mitzhartlerd, "Circuit Simulations of Alpha-Particle-Induced Soft Errors in MOS Dysamic RAMs," IEEE Journal of Softd State Catests, Vol. 8C-16, No. 1, pp. 211-34, February 1931.	
[517]	C. Supper, A. Mélleres, and M. Drockman, "Yalid model for Productivity Optimization of VLSI Mineray Copys with Redendancy and Pransiby Good Product," IBM Tearnel of Research and Development, Vol. 28, No. 3, pp. 598–609, May 1980.	
[818]	D. Moore and H. Walker, "Yield Susuinteen for Integrated Circuits," Klaver Academie, 1987	
[239]	J. Wallmark, "Design Countemnors for Integrand Electronic Devices," Proceedings of the IRE, Vol. 48, No. 3, no. 253-300, March 1960	
[520]	R. Petrits, "Cornet Stees of Large Scale Integration Technology," IEEE Journal of Solid State Circuits, Vol. 4, No. 2, pp. 130-847, December 1967	
[521]	J. Price, "A New Look at York of Integrated Consum," Proceedings of the IEEE, Vol. 58, No. 5, pp. 1290-1291, August 1970.	
[522]	B. Mapty, "Cox-Size Option of Monoletic Integrated Ceners," Proceedings of the IEEE, Vol. 52, No. 12, pp. 1537-1545. December 1964	
[523]	5. Hu. "Some Considerations in the Formalmen of IC Yorki Statistics, "Solid-State Electronics, Vol. 22, No. 2, pp. 204,711 Frience, 1973.	
[524]	B. Murphy, Comments on "A New Look at York of Integrated Cocusts," Proceedings of the IEEE, Vol. 59, No. 8, no. 1128-1137, July 1971.	
[134]	V. Bertier, "A Probability Method for Estimating the Effectiveness of Redundancy in Sentionalistic Memory Structures," Microalectronics, Vol. 5, No. 3, pp. 289-282, May-	

References 537

C. H. Sprace, "Defect Denuty Datebates for LSI York Calculators," IEEE Transactions on Electron Devices, Vol. ED-28, No. 7, pp. 655-657, July 1973. M.B. Marchen, "New Defect Vold Madel for Water Scale Interesting," IEEE Course and Derives Maccoine " Vol. 1. No. 4 no. 24-34. July 1965. V. P. Nejson and B. D. Carrell, "Tutored: Fault-Tolorest Computing," CS Frees, Los Alexander Order No. 677 Chapters 1-2 1986 (631) M. E. Zaabloof and D. Gabovic, "Fault Modeline of Physical Failures in CMOS VLSI. County 1 IEEE Transactions on County and Systems Vol. 27 No. 12 on 1526-1541. R. T. Smith, "Unite a Laser Beam to Substitute Good Cells for Bud," Electronics. McCove-Hdl Publicatives pp. 131-134 July 28, 1961.

T. Disaber M. Names and S. Shemado, "Anadosos on Yorkfulf Interested Circuits and New Expression for the Yurid." Electrical Engineering in Japan, No. 92, pp. 135-141,

W. Maly, "Modeling of Point Defect Related Visid Losson for CAD of VI St Country" IEEE Incomplished Conference on Computer Aided Design Plants of Technical Papers

December 1673 (527

on 161-161 Newsyker 1984

E. Hazady et al., "Delectric Based Avisians for Logic and Memory X's," International Element Descript Meeting Technical Descript on 784-789 December 1988 J. Bukrer et al., "A Very High-Spend Field Programmable Gase Army Using Metal-to-(534) Missi Acedius Promunrable Homosta" Curron Interested Circuits Conference. Technical Diggst, May 1991 V. O. Malkegay, "A 5V 64K EPROM Unitaring Redundant Circulary," IEEE International (535)

T. P. Haranti, "A Newal Associator Associate for First-Tolerant MOS RAMs," IEEE (536) Invest of Solid-State County Vol 90'-17 No. 5 Lanc 1983 (537) B. P. Cardar et al., "A Feel-Toleron 64K Donney RAM," IEEE Internacional Solid-

State Count Conference Transact of Technical Passers on 199-151 Enhance 1979. * * House, at at. "Novel Fault Toloran Engrand Mass Storage System," European (5340 Salui-State Carvet Conference, Proceedings, on. 141-144, September 1990 1 C. Keng, "Redunder Daged Systems," Systemation on Referedancy Techniques for Consumbas Systems Proceedings on 165-293, 1962 T. J. MacWilliams and N.LA. Steams, "The Theory of Error Correction Codes, Vol. 1 and II. North-Helland, 1977.

C. P. Brance, "A Mahammad Thomas of Commencation," Bull System Technique Jeursi, No 27, pp 379-471 623-656, 1946 S. P. Llovit," Basicy Block Codes, "Bell System Technique Jeemst, No. 35, pp. 517-A. M. Michelson and A. H. Lerossee, "Error-Control Techniques for Dailtel 15433 Companyation," Wiley-Interpreto, pp. 234-269, 1985.

B. C. Beer, and D. K. Bro-Chandher. "On a Clear of Ferry Correction Repay Group Codes," Information and Countyl, No. 3, pp. 68-79, 279-290, 1960. S. Lis and E. J. Welcon, Jr., "Long BCH Codes on Bad," Information Control. No. 11.

en 445.453 1967 P. S. Briddener, March Code Coffee Control of the Tournature on Information Theory, Vol. 17, 18

re. 415-426, 1972 N. W. Statemen and S. J. William In "Street Connection Codes" MIT Days 1977. 15431 1 S. Rent and G. Schreen, "Polymeral Codes over Cutter Fields," Journal

State No. 5 en 300/404 1960

	Transcritions on Communication Techniques, Vol. COM-19, pp. 772-781, 1971.
15594	T. Kasawa and S. Lie, "On the Probability of Undetected Error for Miscenson Distance.
	Separable Codes," IEEE Transactions on Communication, Vol. COM-32, pp. 998-1006.
	1984
[331]	G. Batchoff and S. MacLane, "A Survey of Modern Algebra," Macaullian, 1965
[552]	T. P. Harmoni, "Intelligent Foult-Tolories Memories for Mass Storage Devices," United
	States Air Force, Project F94701-85-C-0075, Report, pp. 69-76, Innuity 1986
[553]	J. M. Berger, "A Note on Error Detection Codes for Assymetric Characte," Information.
	and Control, No. 4, pp. 68-73, 2963.
[554]	A. Hooqueaghest, "Error Corrector Codes" (Codes Correctorurs d'Eirreurs), Chiffres, No.
	2, pp. 147-156, 1959
[555]	R W Henning, "Error Descring and Error Correcting Codes, "Bell System Technique
	Journal, No. 29, pp. 147-160, 1950
[556]	R T Chies, "Memory Error Control: Beyond Party," HTE: Spectrum, Vol. 10, No. 7,
	pp 18-23, 3:dy 1973
[557]	A. C. Singleton, "Managem Distance q-easy Codes," IEEE Transactions on Information.
	Theory, Vol. 17-10, pp. 116-118, 1964
[553]	R. E. Blichat, "Theory and Practice of Error Control Codes, "Addison-Wesley, 1983.
[559]	P. Elsas, "Coding for Noisy Channels," IRE Convention Records, Part 4, pp. 37-46, 1955.
[560]	T. P. Harasti and R. P. Monte, "Novel Cleants for Redenon Hardened Memories," IEEE
	Nuclear Science Symposium and Medical Imaging Conference, Proceedings, Naviember 1991
[561]	J. A. Pifield and C. H. Stacoer, "Host-Speed On-Chie DCC for Symposistic Fault-Tolerant.
[201]	Memory China," IEEE Journal of Solid-State Corcusts. Vo. 26. No. 10, pp. 1449-1452.
	Secretary Corps, 1046, research of Selecting Circles, vo. 26, No. 10, 39, 1449-1452, Cartains 1995.
1611	T. P. Ma and P. V. Drossendorfor," Identifies Reduction Billions in MOS Devices and
faci	Crouss," John Wiles and Sens, 1989
1921	W. Poch and A. G. Holmes-Sindle, "Permanent Radiation Effects in Correleptertury-
[22]	Symmetry MOS Interpreted Circuits," IEEE Transactions on Nuclear Science, Vol. NS-16.
	no. 227,234, 1969.
1631	A. H. Johnston, "Steer Recovery of Total Dose Durage in MOS Devices," TEEE
[03]	Transfer of Vision Power Vol VV 11 No. 6 or 1427 1471 1684

W. A. Daves, G. F. Derberwick, and B. L. Gragory, "Process Technology for Refinite-Hardward CMOS Internsted Courts," IEEE Journal of Solid-State Circuits, Vol. 5C-11.

J. H. Yuan and E. Harrar, "High Performance Rediction Hard CMOS/SOS Technology," IEEE Transactions on Nation Science, Not. NSAS, No. 6, pp. 2399–1977.

M. A. Xapses et al., "Single-Event Upus, Enhanced Single Event and Disso-Rate Effects with Fulned Posters Bernes," IEEE Transactions on Nucleic Scotters, Vol. No. 14, pp. 1419-1425, 1933.
I. W. Masnergiët and S. E. Dishli, "Transact Radiation Upus Enhanced Research Resear

(SSE G. D. Former, Jr., "Bard Committee Codes for the Closic Bard Channel," 1999.

CMOS Memory Circuits

1641

1683

3581 1685

No. 4, pp. 459-465, August 1976

Beferences 538

J. M. Asken, "Tyre MOSPET VLSI Technology: Part HI - Redution Effects." IEEE Journal of Solid-Site Contells, Vol. SC-14, No. 2, pp. 294-302, 1979. A. R. Krashon, A. B. Campbell, and E. C. Hammond, "Dose Dependence of Smale Event Urset Rate in MOS dRAME," BEE Transactions on Nuclear Science, Vol. NS-10, no B. L. Etuva et al., "Quantification of the Memory Imprint Effect for a Charged Particle Feynmentat," IEEE Transcripes on Nuclear Science, Vol. NS-34, pp. 1414-1417, 1987. G. J. Brockner, J. West, and P. Mount, "Transcent Ingent Managery Effect in MOS

Memories," IEEE Transactions on Nuclear Science, Vol. NS-33, pp. 1484-1486, 1986. O. E. Davis et al. "Transcent Radiation Effects in SOI Mesones," IEEE Transactions on Nuclear Science, Vol. NS-32, pp. 4432-6437, 1985

C. S. Troopper, "Lanchus in CMOS Technology," Klareer Academic, 1986. R J. Hospeltorn and B. D. Shafer "Radiation-independ Lands-up Modeling of Chics. 1C4." Hall Transcions of Noview Science, Vol NS-34, pp. 1356-1401, 1987.

A. H. Johnson and M. F. Bogo, "Mechanisms for the Leadup Window Effect in Integrated Circuits," IEEE Transactions on Nuclear Sasmon, Vol. NS-32, pp. 4318-4025,

A. Dahon et al., "Strap-back" A Stable Regenerative Breakdown Mode of MOS Devices,"

IEEE Transactions on Nuclear Science, Vol. NS-16, pp. 4127-4130, 1943 F. Nagy, "Madeling MOS Scooback and Parantic Repoter Action for Circus-Level ESD

and Hush-Cayere Sanufations," Circuits and Devices, Vol. 13, No. 2, no. 7-10, March

P. S. Winober et al., "Professenting QML for Reduction Hardness Assurance," IEEE Transactions on Nuclear Science, Vol. 27, No. 6, pp. 1794-1805, December 1990

H. Barken, "Radiation Handeway of CHOS Technologies - An Overview," IEEE Transactions on Nacional Science, Vol. NS-24, No. 6, pp. 2043, 1977

T. P. Hawsen, "Reduction Historied CMOS-WOS Manuary Covers," IEEE Transactions 16227 ne Nuclear Spence, Vol. NS-25, No. 6, pp. 1187-1261, June 1978. T. P. Haracti et al., "Novel Circum for Radioton Hardened Microscot." IEEE

1623) Transactions on Nucleur Science, Vol. 39, No. 5, pp. 1341-1351, October 1992. C. C. Chen et al. "A Control Design for the Improported of Reduction Handania in CMOS (624) Digral Circum," SEEE Transactions on Nuclear Science, Vol. 39, No. 3, pp. 272-277,

April 1992 T. P. Hassett, B. P. Mento and N. Meyer, "Spaceborne Mass Saxrage Device with Field-(63.5) Telerary Memories," IEEE/ALAA/NASA Digent Assesses Systems Conference,

Respectation on \$1.57 October 1990. J. P. Colings, "Stagor-on-Intelliger Technology, Klawer Academic, 1991 and 1997.

R. A. Kjur, S. N. Lee and R. K. Pancholy, "Salf-Aligned Reduction Hard Chros-SOS," IEEE Transactores on Nucleus Science, Vol. NS-23, No. 6, pp. 1610-1619, 1976. J-W. Piek et al., "Performance Characteristics of SOI DRAM for Low Power

Applicables," 1999 HILL International Solid State Circuit Conference, Dance of Technical Facers, no. 434-435, February 1999 V. Feries-Carros et al., "Comparison of the Seastweet to Heavy loss of SRAMs in 16297

Defferent SIMOX Technologies," IEEE Electron Device Letters, Vol. 15, No. 3, pp. 82-

A. Charle and P. E. Vassalov, "Rocced Advances in Hetero-Epissod Silvers-on-Insulator

Technology Sold State Technology, pp. 104-109, February 1963 D. Yechou, J. Garren, and C. Raymand, "Self-Housing Effects on SOI Devices and Inniacations to Personery Extraction," IEEE SOI Conference, Proceedings, pp. 148-149.

F631)

540 CMOS Memory Circuits

(633)

[634]

NVI V Subsh and M Renry "Donnering Thomas's Induced Schools of Incorporal Owner with the 1953 Servicion Package," Collection of Pacers presented at the International Workshop on Thomas Investmentous on ICs and Magnetinetures, no. 141-S. Krehen and J. O. Fossan, "Grapping SOI Floating-Body Effects," Circuits and

G. G. Shahidi et al., "Portially Depleted SOI Technology for Deptal Logs," 1999 IEEE International Solid State Course Conference: Theory of Technical Passer, vo. 474-471 Printery 1999. SUC Knee et al. "Grounded Body SOS (CRISTO), shareSEET by Water Bondon " IETE Flaction Dayson Letters Vol. 16 No. 1 on 2-4 January 1997

D. H. Allen et al., "A 0.2 am 1 EV SOL 550MHz 64b Power PC Macroercessor with Conner Interconnects," 1999 IEEE International Solid State County Conference, Side

16361 Supplement to the Diseas of Technical Paners, on \$24,527, February 1999. (437) S. N. Lee, B. A. Vinc and C. Vincetota Phinol Price Effects in CMPSSOIS Translators. Regional International, Transferral Information X76-367/501, Murch 1975

D. W. Flath and W. J. Ham, "Electronic Instabilities in SOSMOS Transactors," Meeting Records, Electrocherund Society Mactine, pp. 487,401 1014 Haccold, Electrocheruses Society Statuteg, pp. 487-491, 2974

3. L. Pari, and R. K. Franchele, Transportation on Reductor Hillians and Marchener

December for CAMMONOS I Recorded to the WEST Amount Conference on Municipality Spece Reduction Effects, July 1975 D. H. Pfullips and G. Krondyts, "Nilcon-on-Supplies Device Photoconducting

Predictions," measured at the IEEE Assaul Conference on Nacion and Source Radiction Effects, July 1975.

MOSFET Applicable to Desire and Closur CAD." HER Transactions on Electron Decree Vel 35 pp 1866-1834 1988 K. Streegers et al., "A IV May 1650 SOLDERAM with Body Crednel Technique."

International Enfethilists Clarita Combiners Planet of Turboural Beauty on 48-60 Eshanor LOCA 16437 S. Oittolowane and S.S.Li. "Electrical Characterization of Silizon-On-Insulator

Materials and Devices," Klower Academic Publishers, pp. 209-273, 1999. 1640

K. Bernsten and N.J. Bobers, "SOI Current Design Concepts," Kinner Academic Publishers, pp. 119-192, 2000

Index

Balanc.

Access Time, 6, 14-16, 18-31, 38-40 Address Autivated (Address Change Detector's Address Change Detector, 349, 343, 344, 345 Addressing Time, 15, 18, 16, 30-31, 36-40

Particle (ground) Arrestitude Attenuature, 297 Artifue, 425-427, 430

Army Wiring 275-311 Artificial brailingence, 466, 467 Americaneus Coerstion (Solf-sened

Atomic Persole Impact: Causes, 366 Characterisation, 38K 189 Riffeon, 385-790 " Error Rate, 393-396 Induced Sureals, 291

> Sence, 388-402 Tenegric, 385-407

Back-Channel Effect

Albry, 536, 527

Photocarrox, 525, 526 Bredwich, 7, 11-54, 63-79

Damsey, 286, 287 Introdictions, 379-382 Serral, 280-287 Toronation, 282, 283, 296-307 Twisted, 3#1, 382 Body Tie 517, 518 Burst Emended Data Output Dynamic Rondom Access Memory, 22-25

Barkhonnen Criteria, 114, 213 Bullook Caree 367

Random Access Memory)

Clamping, 283-285

BCH Code (Error Control Code, Bose-

REDO DRAM (Burst Extended Data Output

Carbe-Memory Copy-Back, 64

Direct Mapped, 66, 67

Fendamontals, 61-65

HeMss 63 67

Witte-Through, 64 CAM (Content Addressable Mercory)

CMOS Memory Circuits CAM Crit (Content Addresselfe Memors CCD (Charge Coupled Devect)

CDRAM (Cuched Dynamic Random Access Cell Copocitor Ferroelectric, 100-100

Maural, 98-102 Perselector \$5,100

Poly-Poly, 104, 107, 109 Stuck, 104, 107, 109

Beery M6 Characteratic Impedance, 292, 297-299 Appel (See)

Crownfk Charge Coupling, 140-142, 176-178, 271-175. Churus Transfer Sense Amobiles, 271, 273 Charged Atomas Partials Impact (Atomas Current Associator (Current Sense Associator) Particle frameon Clare Cows. 283-285 Current Believener

Clock lengths Generator, 344-343 Current Sonce Amelifier. Transport Council 154, 155

Oxyle-Servicesdayter Mersons Commercial-Off-The-Shelf 443 Complementary-Metal-Oxide-

Application Assa. 7

Architecture, 80-84

Characterization, 1,2, 6-9

Clerification 1.2.68

Control Addressable, 54-67

Random Access 19-47

Special 61-79

Crosscounded, 245-345 Current-Marror, 238-240 Corres Voltage, 243, 244 Nemfree Predhark, 241, 260, 261, 265 Office Redard 360-263 Purallel Regulated, 252-255

Progrey Fredback, 249-243 Spiriter, 256, 257

Sample-and Feedback, 263-265 Current Scores, 226, 227, 238,345 DESP. (Double Date Print)

Contrast Addressable Memory Crit. Association Access 146-145

Circuit Intalementations, 148

Contest Addressable Mersory

Work Speed Brailer 58, 53

Baracs, 54-46 CVR 146-151 141

Particle Impact) COTTS (Commercial-Off The-Shalf)

Nuclimear, 346, 347

Model, 375-379

Corner Monor 316 319

Resident 320, 321

Dec Bar 6 7 15 18 1931 3540 6648

Dynamic Random Access Momory

Opennon Modes, 12, 14-20

Sense Amplifice, 163-265, 456-490

Perchang, 20-31

Full-Complementary, 126 NOR, 324 325

Tree, 326 Decorating Riting Loads, 221,724 Defect

Cusorre, 411, 412 Denuy, 402-415 Types, 412

Bidine, 286, 287

Wordline, 295, 296 Differential Sense Ameliffer Current Made, 232-256 Voltage Mode, 192,231

Diede-Like Nonlinear Element 517, 520 Dose-Rate, 425-427 Double Date Rate, 27, 79

DRAM-Cache Combination (Dynamic Standom Acress Memory and Carbo Donney

Hetre, 286, 287 Memory Cell, 321-323 Wording, 255, 296 Dynamic Four-Transistor Random Access Dynamic One-Tittesister-One-Coposition

Capacitor, 97-109 - Deurn Gosle, 96 Design Trade-Offs, 96, 97 Dougra, 97, 100, 103-109

Storage, 88, 90 Rend Surnal, 93,96

Basic Architecture, 12-14 Cheracterisation, 14 Fundamentals, 14-23

Wording, 257-311 Cacks Combination, 76-83 Dynamic Rusdom Acons Memory Call (Memory Cell, DRAM) Dynamic Three-Transplor Randors Access

Description, 110, 111, 158 Rend Seport, 112, 113 Write Street, 111, 112

EDO DRAM (Extended Data Output Danamir Bandon Access Memory)

EDRAM (Enhanced Dynamic Random Eight-Transistar Shift-Repoter Cell, 141, 142 Forto-Transpare-Two-Resistor Content Addressable Memory Cell. 51 Discricti Programme, 425-421 Electromeration 363

Enhanced Dynamic Random Access Equation Regions, 347, 343 Categories, 413, 414, 419, 420

Soft, 413 Error Control Code. Borner, 455, 456 Balanctional, 462, 461 Bruzy, 440, 441

Conveniences 491 Decading, 447-467

544 CMOS Memory Circuits Farnity, 440, 441, 453

Othert-Vanhanov, 445 Grave 444 Hamming, 457-461 Lange Systematic, 453-463

Performance, 442-446 Shortoway, 457 Press Correction Code (Finor Control Code)

Ferrer Inducano Particla Flux, 793 Drove-Control-Coding and Such-Remoir Combinetion, 464-467

Essis-Diede Based Memory Cell (Memory Cell, Turnel-Diode) Extended Data Outnot Dynamic Random Agcess Memory, 20-23

Fatare, 413 Endorse of Torse (ETD) 368, 369, 400, 401 Fast Peep Mode, 21

Classiferton, 412, 413 Pitem 414, 415, 416, 417 Fuelt Markeng, 434-436 Pault Markette, 436-436

Associatio, 434-436 Markete 456-438 Programming, 413-425

Carecones, 412-415 Strateures, 420, 422

Random Assess Manney Cell) Immovements, 252-256

Stability, 256, 257 Ferredoctric Dynamic Random Access Memory Cell, 100-102 FIFO Monory (First-In-First-Out Monory) Finally-First-Out Memory, 51-54 FIT (Fadous in Total) Effect)

Feedbook (Constraint):

Prostryc, 237, 273-280

Floring Substrate Effect Hastery Dependency, 909-515 Memory Specific, 515 Passgan Leakage, 513-515 Promature Recalcidown, 513

Fore-Transactor-Two-Cupactor Content Addressible Messay Cell 150 151 Four-Transistor-Two-Diode Shift-Register

Impulse Plantening, 334, 366 Innut Huffer (Input Receiver) Irou Receiver Dellarmant 337 338

Level-Sensitive Latch, 339

Laper Amounting Effect, 118

Index 545

| Landon Friedon Monterny | 32 | Landon Friedon | 32 | Landon Carrenty | 33 | Landon Carrenty | 33 | Landon Carrenty | 33 | Landon Carrenty | 34 | Landon Carrenty | 33 | Landon Carrenty | 34 | Landon Carren

zero Battery Terrollo, 30, 207, 306

May Geo Carela, 400 (Carela, 400

Majoriy Decision, 446-458 | Bernardical, 33 | Decision 25 | Decision 25

Maza Time Birthera Jiehtera, 186-79
Maza Time Birthera Jiehera, 186-79
Manegy Audateaung (Menory
Organization)
Miller (Menory Colleges)
Miller (Menory Coll
Miller (Menory Coll
Miller)
Malaporti)
Malaporti)
Malaporti

Classification, 86-81
Dervision, 155-92
Dervision, 155-92
Dervision, 155-92
Dervision, 155-92
Dervision, 155-93
Dervisio

SELEN (195-171, 158, 159, 200-203, 493, Chip Esternal, 383-468 (195-171, 158, 159, 200-203, 493, Chip Internal, 373-388 (195-203, 159, 159), 493-493 (195-203, 174-379) (195-203, 174-37

Texas/Dode, 153-154 Presist import, 384-907. Minney Organization, 184, 664-667, 493-365 Proces Taggle, 353-367, 382-365 Minney Subrisson Surro, 373, 376 Terrent, 353-388 Total Conference of the Conference o

Arrig, 278-311 Thermel, 385-388
Billion, 278-312, 286-311 Neue Mergis, 115, 129
Code, 244-355 Nagelfiterated Searc Arrigidite
Decoder, 225-235 Bases, 256, 260
Common-Desire, 275-275
Common-Desire, 275-275

546 CMOS Memory Circuits Noted Committee Committee Committee

Nonfellerottiid Sense Amphiller (Consus Common-Gate, 269-273 Common-Source, 266-269 Nonmiked Monory Organization, 80, 82

Offict, 179-181, 257-265, 480-490 Offict Reductor:

Stros Amplallers, 257-265, 680-690 Leyout Design, 259 Nigotive Footbuck, 269, 250, 260-265, 480-483 Sample-and-Feotbuck, 263-265, 489, 490

Sample-and-Feedback, 263-265, 489, Organizer Megas. Effecting Terris, 164-184 Radiation Dependency, 370, 486, 487

Radiation Depardency, 170, 486, Temperature Depardency, 170 Optimized Yelrage Swing, 229-231 Output Baffler Coded, 333-335 Damid Controlled, 333, 334

Digital Controlled, 333, 334 Impedance Controlled, 333, 334 Level Convenues, 328 Love-Power, 332-334 Reflection Reduced, 333, 334

Reflection Reduced, 333, 334 Swepte Scaled, 330 Tri-State, 331 Proc Mede, 17-19

Parentie Bipelor Device, 511, 513-515
Parentie Déode (Diode-Luire Nombreur Element)
Parkele Seroatana Cross Section, 396, 397, 505

503
PD (Plase Locked Leop, Plase Denector)
Performance Gap, 8, 9
Permanent Serindiso (Total-Dase)
Plase Factor, 297
Plase Locked Leop
General, 340-332
Loca-Das Piller 580

General, 349-332 Low-Plans Filter, 350 Phase Denester, 351, 352 Transfer Function, 351, 352 Volume Controlled Oscillator, 352 Photherin, 39-31, 39, 42 Nuon, 338-367, 382-385 Swathing Cornet, 358-3 Fewer-Bounce Reduction Archaecture, 360 Differential, 362 Local Local 384

Differential, 352 Local Loop, 364 Ferner-Lan Notes Artsy-feromal, 382-385 Model, 383-385 Reduction, 385 Sepail, 364, 385 Procharge, 14, 17, 166, 18

Signal, 34, 385 Prochapp, 8-117, 168, 182-188, 198, 413, 691-693 Prochapp, 3-1, 17, 29, 548, 382-188, 398, 433, 491-693 Processing Selection (Madiation Hardoned Processing) Propagation Coefficies, 297 Propagation Coefficies, 297

Processing)
Propagation Coefficient, 297
Elafution Efficient

Positive Foodback, 114-117, 126, 129

Houses Reduction, 359-363 Creset, 357, 358, 360-361 Current Density, 363

Line, 358-367, 382-385

idealion Effected
Chemistrasies, 471, 475
Data Uport, 475
Data Uport, 475
Lankap, 479, 450
Loskap, 479, 450
Loskap, Carrent, 477
Mobility, 473, 474
Opomition Margas, 485, 487
Photocamous, 475, 477
Sense, Amphilio, 486-400
Samiland, 472, 441

Opomtion Mayas, 485, 487 Photocurson, 475, 477 Sense Amphine, 486-400 Stepheck, 479-481 Subforcished Curron, 472, 433 Threshold Voltage, 471, 472, 485 Reshoto Biratomeseus, 470, 471 Rakston Handered Creat (Redssian Handered Hander Creat Redssian Raciston Handered Memory Creat

scinton Hardoud Mono Architecture, 495-591 Logic Gale, 495-499

Reference, 314-315, 481 493 Sense Ametelier 586-699 Radistron Hardoned Processing, 454-436

Central Methods, 484, 486 Oracles, 452, 457

Recommercy 481 484 Bulliaryon Flordcape by Cercel Technique. Combined, 464-467, 499-569

Error Control Coding, 438-467 Fault Masking, 434-434, 500 Furdi Rennis, 421-514 Global, 499-501

Referen Hardened Memory Creek

Personaler Tracking, 314, 315, 491-499 Self-Adjustment, 495-499

Self-Cornectuation, 466-490 State Rotestion, 398, 399, 493-495 Voltage Lumention, 314, 315 Radioscrite Environments (Radiobox Envrogrammals)

Refrective Reduction Course (Alorse Particle Impact) Decree, 478, 479 Februarian Indused, 477 Norma 478 Peckago (Azonsic Particle Imesel)

Personet Total-Dosz, 471-475 Tinners Dasc-Rise, 475-477 2 AM (Eundow Assess Memory) RAM Cell (Bandon Assess Memory Celf) Dumbus Dynamic Random Accom Methory.

Bandem Access Morrory Tagodo Statio, 49, 41

Russian Acops Mercer Oil L. State Retention, 398-199, 493-995

Redundancy

Reference Count Curest, 318-321 Voltage, 311-318 Campiton, 383-364

Open, 300, 301 Reseaso, 236, 305 Show 201 Reflection Coefficient, 297 Relability Mesons Capat 366-369 Rise Oscillator, 342

499 (90)

ROM Cutt (Resid-Only Memory Cult) SAM (Supported Access Merrory) SAM Cell (Sequential Access Memory Cell) Sample and Feedback Amphiller, 263-265.

Malt-Level, 135 NOR Apply, 132-134 Programming, 134-136 Derland, 369, 370, 410, 411 Effects, 363-374, 442-453 Error Control Coding, 438-467

BDB AM (Bowles Dynamic Random Access

Memory) Brod-Ooly Memory

Call. 122, 136 Rand-Only Momery Cell Bricret, 132-136

> Majoriey Decision, 436-438 Omnicotors, 629-412, 446-453 Tropicsed, 370, 371, 410, 411

Paneumer Tracking, 314, 315, 491-493 Regulated, 316-318, 320, 321

Reflection (Transparation Line, Suppl Browdend Reference Circuit, 320, 321

548 CMOS Memory Circuits Schmidt Trigger, 337-339

SDRAM (Sanchonous Dynamic Rawley) Access Memory)

Schi-Compensating Sense Amphiller, 486-490 Sciffma, 464-457 Self-timed Operation, 13, 14, 341 Sease Acception

Circuit, 164 Clustification, 21, 190, 191 Cavest, 232-257

General, 184

Sonne Circuit

Enhanced, 220-231

Delligroscoad, 192-265, 261-263, 480-490

Nondifferential, 256-275 Offset Reduction, 217-265 Values, 192-234, 263-263, 480-490

Operation Margon, 166-184 Sears Sural, 164, 366

Scrottive Cross Section (Personal Secunding

SEP (Suggle Event Phytoeness) Separatel Access Memory

Generic Architecture, 43

Proposts, 42-44 Shift-Register Based, 45-48. Shuffe 48-51

Seguntial Access Messony Cell Dunarye, 135-143 State, 143-146

SER (Soft Error Rate)

Diede-Transster Combesot, 142, 143

Seven-Transmer Shelt-Remoter Cell. 143.

Sharmon's Theorem, 439, 440 Charge Describution, 160-162 Data Shiffing, 136-135

160

Sense Awahiler 199, 400 Special Memory Cell, 398-600 Saft Error Rate. Acres, 194 Extinuos, 190,166 Money Cell, 393 Money One, 356 Brokerton 785-612 Serie Amphilier, 395

Staff-Register Cell /Conserva-i

Feedback, 143-146

FoundStour 142 143

Static, 143-146, 160 Three-Pieur 143-145

Side-Channel Effect.

Allay, 526, 527 Broakdown, 523

Leskage, 521, 522

Negative Capacitance, 294

Negative Recistance, 292-294

Pull-Up-Pail-Down, 291, 292

Signal Limiter, 229-231, 283-285

Mechanism, 530 Signal Acoderator Circus

Devices, 501-506

Festures, 505-509

Special Ethics, 509-529 School Clarentees, 501-520

Sendowy Measure, 54, 55

Soft Error Rate Reduction

Smale Exces Phonomers, 359 Single Event Upon, 385

Transistor-Only, £35-142 Shirt-Register Momery, 45-48

SOS (Silvon-on-Sepakira)

Soor

Ten-Transvoor Custom Addressable Memory CHI MS 149 Ten-Trementer-Two-Resistor Shift-Reporter

Off. 146 Terms Effecting Operation Marxies Asomic Particle Impacts, 182, 168-602

Charge Couplings, 176-178

Investment Restaux, 182 habitance, 179-181, 257-265, 480-490 Leakner Carrests, 173-136, 473, 513-515.

None, 181, 373-188 Prochague Lavel Variation, 152-154, 198. 413, 491-493

Reduserroy Radiation, 170, 182-184, 588-

Sweety Voltage Ranges, 171 Throshold Voltage Shefts, 173-173, 471,

Ampleade, 185

Throshold Volume Bannes, 472, 485

Throughold Volume Staff, 171-173, 471, 472. 495 Company Series 268

Taxons (2-femory Turane) Transfer Function, 250-252

Transport Damping (Feedback, Damping) Transposion Line:

Lossiess 299-304 Model, 236-311

Model Volume Region, 308-317 Sanual Distortion, 197-307 Terrainmon, 296-300

TTF (Time to Fisher)

Turnet Diode Based Memory Cell (Memory Call, Tuned-Diode)

Twelve-Tremintor Shift-Register Cell, 145,

Synchronous Operation, 13, 14, 25-31, 341

Deceder, 428-434

SR Cell (Shell-Register Cell) St Mesory (Shift-Rounter Morrory)

Access Momory Cell

Timme, 18, 99 States Random Access Memory Cell (Mamory Cell, SRAM)

Denen Obsectives 121 Device Trade-Offs, 111, 122

Designs, 122-125, 160 Plinning Volume, 114-117 Postave Feedback, 114-117

Rend Sternil, 179-121

Success Brace 775

Dust Basis 25-28

Dovide Date Rate, 27, 79

State Retornes, 358, 359, 493-495

Synchronous Dymertic Random Access

Suivabra Criscris (Feedback, Stabulto)

Sum Reserve Money Cell, 398, 399 Sant-Retention, 398, 399, 491-495

Static Pres-Transactor Random Access Memory Call, 158

Laser Annealed Poly, \$27, 128

Postavo Feedback, 126, 129

Surso Stu-Transpator Randors Access Memory Call Reding Terreported, 123-125

Same Readon Access Mercon Basic Archeseture, 16-38

State Four-Transmor-Two-Reason Random

CMOS Memory Circuits VCM (Versal Channel Memory)

VCD (Phase Locked Loop, Voltage Controlled Decilinary Vidco DRAM (Vidoo Dyennec Roadon Access Memory)

Valtage Divider, 311-313 Voltage Langed Some Caput, 229-213, 314

315, 486-490 Voltage Reference:

Divider, 311, 312 Parallel Regulated, 317, 338 Series-Regulated, 116-318

Temperaturo Stabilizad, 315, 316 Throboki-Doon, 314, 315, 691-693 Threshold Voltage Fancking, 314, 315

Voltage Sense Amphilion

Active Lord, 207-220 Backgate Bus Reduction, 230

Susceed, 193-199, 200 Betine Decounied, 221-226 Carrer: Source, 226, 227 Defferential, 191-231

Enhanced, 228, 231 Feedback Separated, 224, 225

Pull-Cornelementery 207/211 Pull-Complementary-Positive Foodback, Negstave Feedback, 260-265

Office Reduced, 261-263, 480-460. Country Voltoge-Swing, 225-231

Postryo-Fredbuck, 211-217 Surgic-and-Feedback, 263-265, 489, 490 Volume Swing Londonce, 230, 231

Vetus Circuit, 437, 438 Waterfull Corner ddd, 465

Wave Impedance (Characteristic Impedance) Well Separation, 210 Wide DRAM (Wide Dynamic Random

Wide Dynamic Random Access Momeny, 31

Wriston Bridge, 336 Divided, 290 Darrey, 295, 286 Madel, 182-290, 296-311 Surrail, 290-294 Signal Acorbinator, 291-294

Wordline

Effective, 409 Extenses, 403-406, 410-412 huses Effecting, 402-414, 416

Materica letheraces 457, 456 Memory, 402-412 Optimization, 466-412 Redundancy Efficied, 436-412

ITIC DRAM Cell (Dynamic One-Transator-One-Capacitor Messary Critis JT DRAM Cell (Dynamic Three-Transistor Momory Colli 4T DRAM Coll (Dynamic Four-Transator Random Access Memory Cell)

4T2C CAM Cell (Four-Transator-Two Cett Shirt-Tweister Citil 4128 SRAM Cell (State Four-Transitor-

Random Access Memory Cell) 6P Monney, 457, 485

61 SR Coll (Sec-Transactor Shaft-Register Rendom Apopo Moreory Colli-

FT SR Coll (Bate-Transieur Shift-Recons

ATZR CAM Coll (Budie-Tremotor-Two Resistor Cretost Addressable Monory Cidili 97 SR Cell (Nine-Truscanor Shift-Register

16T CAM Cell (Tun-Transitor Content

Addressable Memory Cells

10T29 SR Call (Ter-Importor-Two-Reserve Shaft-Reguler Call) 12T SR Cell (Twelve I macroor Shift-